{"id":"https://openalex.org/W2589586115","doi":"https://doi.org/10.1109/tcsi.2017.2662085","title":"Black-Box Calibration for ADCs With Hard Nonlinear Errors Using a Novel INL-Based Additive Code: A Pipeline ADC Case Study","display_name":"Black-Box Calibration for ADCs With Hard Nonlinear Errors Using a Novel INL-Based Additive Code: A Pipeline ADC Case Study","publication_year":2017,"publication_date":"2017-02-24","ids":{"openalex":"https://openalex.org/W2589586115","doi":"https://doi.org/10.1109/tcsi.2017.2662085","mag":"2589586115"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2017.2662085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2662085","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072282417","display_name":"Antonio Gin\u00e9s","orcid":"https://orcid.org/0000-0001-5272-5802"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio J. Gines","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Universidad de Sevilla, CSIC, Edificio IMSE-CNM, Sevilla, Spain"],"raw_orcid":"https://orcid.org/0000-0001-5272-5802","affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Universidad de Sevilla, CSIC, Edificio IMSE-CNM, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091600572","display_name":"E. Peral\u00edas","orcid":"https://orcid.org/0000-0003-0629-0785"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo J. Peralias","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Universidad de Sevilla, CSIC, Edificio IMSE-CNM, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Universidad de Sevilla, CSIC, Edificio IMSE-CNM, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066990447","display_name":"A. Rueda","orcid":"https://orcid.org/0000-0003-4564-9359"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Adoracion Rueda","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Universidad de Sevilla, CSIC, Edificio IMSE-CNM, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Universidad de Sevilla, CSIC, Edificio IMSE-CNM, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9821,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.71569203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":"64","issue":"7","first_page":"1718","last_page":"1729"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.7027950286865234},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6910825967788696},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.653755784034729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.594886839389801},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5249212384223938},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.501450777053833},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.48647329211235046},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.46518105268478394},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4446980655193329},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.42145276069641113},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.36858969926834106},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3420094847679138},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.24658101797103882},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2149260938167572},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19643813371658325},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17978239059448242},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16012221574783325},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07363024353981018}],"concepts":[{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.7027950286865234},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6910825967788696},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.653755784034729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.594886839389801},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5249212384223938},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.501450777053833},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.48647329211235046},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.46518105268478394},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4446980655193329},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.42145276069641113},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.36858969926834106},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3420094847679138},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.24658101797103882},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2149260938167572},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19643813371658325},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17978239059448242},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16012221574783325},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07363024353981018},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2017.2662085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2017.2662085","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:digital.csic.es:10261/195227","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/195227","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"art\u00edculo"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334404","display_name":"Institute of Materials Science and Engineering, Washington University in St. Louis","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1520981747","https://openalex.org/W1585065018","https://openalex.org/W1967180561","https://openalex.org/W1971294617","https://openalex.org/W1988383119","https://openalex.org/W2021831452","https://openalex.org/W2039122483","https://openalex.org/W2082487225","https://openalex.org/W2101468035","https://openalex.org/W2106947400","https://openalex.org/W2111642149","https://openalex.org/W2115877157","https://openalex.org/W2137740093","https://openalex.org/W2139475822","https://openalex.org/W2140351762","https://openalex.org/W2144429965","https://openalex.org/W2150650677","https://openalex.org/W2152385583","https://openalex.org/W2152434001","https://openalex.org/W2159285827","https://openalex.org/W2177594704","https://openalex.org/W2181652020","https://openalex.org/W2537264164","https://openalex.org/W2788929498","https://openalex.org/W2987467556"],"related_works":["https://openalex.org/W3144720315","https://openalex.org/W2904132652","https://openalex.org/W2557005923","https://openalex.org/W4308661996","https://openalex.org/W2953779919","https://openalex.org/W3025032786","https://openalex.org/W2584698272","https://openalex.org/W2479614166","https://openalex.org/W2125340824","https://openalex.org/W3121033160"],"abstract_inverted_index":{"This":[0],"paper":[1,60],"presents":[2],"a":[3,54,62,76,135,142,152,165],"digital":[4,107,121],"nonlinearity":[5],"calibration":[6,43,65,188,194],"technique":[7],"for":[8,83,123,141],"ADCs":[9,23],"with":[10,24,151,168],"strong":[11],"input-output":[12],"discontinuities":[13],"between":[14],"adjacent":[15],"codes,":[16],"such":[17],"as":[18,99,101],"pipeline,":[19],"algorithmic,":[20],"and":[21,91,181,186],"SAR":[22,126],"redundancy.":[25],"In":[26,109,164],"this":[27,57,59,114],"kind":[28],"of":[29,79,154,171,178],"converter,":[30],"the":[31,50,70,138,173,193],"ADC":[32,150,174],"transfer":[33],"function":[34],"often":[35],"involves":[36],"multivalued":[37,84],"regions,":[38],"where":[39],"conventional":[40],"integral-nonlinearity":[41],"(INL)-based":[42],"methods":[44],"tend":[45],"to":[46,56,74,95,105,117],"miscalibrate,":[47],"negatively":[48],"affecting":[49],"ADC's":[51,71],"performance.":[52],"As":[53,134],"solution":[55],"problem,":[58],"proposes":[61],"novel":[63],"INL-based":[64],"which":[66],"incorporates":[67],"information":[68],"from":[69],"internal":[72,106],"signals":[73],"provide":[75],"robust":[77],"estimation":[78],"static":[80],"nonlinear":[81],"errors":[82],"ADCs.":[85],"The":[86],"method":[87],"is":[88,103,162],"fully":[89],"generalizable":[90],"can":[92],"be":[93],"applied":[94],"any":[96],"existing":[97],"design":[98],"long":[100],"there":[102],"access":[104,116],"signals.":[108],"pipeline":[110,149],"or":[111,125],"subranging":[112],"ADCs,":[113,127],"implies":[115],"partial":[118],"subcodes":[119],"before":[120,185],"correction;":[122],"algorithmic":[124],"conversion":[128],"bit/bits":[129],"per":[130],"cycle":[131],"are":[132],"used.":[133],"proof-of-concept":[136],"demonstrator,":[137],"experimental":[139],"results":[140],"1.2":[143],"V":[144,170],"23":[145],"mW":[146],"130":[147],"nm-CMOS":[148],"SINAD":[153,176],"58.4":[155],"dBc":[156,180],"(in":[157],"nominal":[158],"conditions":[159],"without":[160],"calibration)":[161],"considered.":[163],"stressed":[166],"situation":[167],"0.95":[169],"supply,":[172],"has":[175],"values":[177],"47.8":[179],"56.1":[182],"dBc,":[183],"respectively,":[184],"after":[187],"(total":[189],"power":[190],"consumption,":[191],"including":[192],"logic,":[195],"being":[196],"15.4":[197],"mW).":[198]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}