{"id":"https://openalex.org/W2563017611","doi":"https://doi.org/10.1109/tcsi.2016.2628323","title":"Fast and Accurate Time-Domain Simulations of Integer-N PLLs","display_name":"Fast and Accurate Time-Domain Simulations of Integer-N PLLs","publication_year":2016,"publication_date":"2016-12-21","ids":{"openalex":"https://openalex.org/W2563017611","doi":"https://doi.org/10.1109/tcsi.2016.2628323","mag":"2563017611"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2016.2628323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2628323","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.tue.nl/ws/files/69050779/IEEE_TransOnCS1RP.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101750710","display_name":"Giovanni De Luca","orcid":"https://orcid.org/0000-0002-3729-3818"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Giovanni De Luca","raw_affiliation_strings":["Department of Mathematics and Computer Science, Technical University of Eindhoven, NL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, Technical University of Eindhoven, NL","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080398625","display_name":"P. Bolcato","orcid":"https://orcid.org/0000-0002-1594-2485"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]}],"countries":["GB","HU"],"is_corresponding":false,"raw_author_name":"Pascal Bolcato","raw_affiliation_strings":["Mentor Graphics \u24c7, Grenoble, FR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics \u24c7, Grenoble, FR","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060830378","display_name":"R. Larchev\u00e8que","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]}],"countries":["GB","HU"],"is_corresponding":false,"raw_author_name":"Remi Larcheveque","raw_affiliation_strings":["Mentor Graphics \u24c7, Grenoble, FR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics \u24c7, Grenoble, FR","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074658990","display_name":"Joost Rommes","orcid":"https://orcid.org/0000-0002-3014-430X"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]}],"countries":["GB","HU"],"is_corresponding":false,"raw_author_name":"Joost Rommes","raw_affiliation_strings":["Mentor Graphics \u24c7, Grenoble, FR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics \u24c7, Grenoble, FR","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057699287","display_name":"W.H.A. Schilders","orcid":"https://orcid.org/0000-0001-5838-8579"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Wil H. A. Schilders","raw_affiliation_strings":["Department of Mathematics and Computer Science, Technical University of Eindhoven, NL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, Technical University of Eindhoven, NL","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3564,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66669901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"64","issue":"4","first_page":"931","last_page":"944"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7789192199707031},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7675748467445374},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7159389853477478},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5643294453620911},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5432741045951843},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5301300883293152},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.5255492925643921},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5122577548027039},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5062915086746216},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.45505931973457336},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43826955556869507},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33414793014526367},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3318723440170288},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3002093732357025},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2512655258178711},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23382475972175598}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7789192199707031},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7675748467445374},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7159389853477478},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5643294453620911},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5432741045951843},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5301300883293152},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.5255492925643921},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5122577548027039},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5062915086746216},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.45505931973457336},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43826955556869507},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33414793014526367},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3318723440170288},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3002093732357025},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2512655258178711},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23382475972175598},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":8,"locations":[{"id":"doi:10.1109/tcsi.2016.2628323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2628323","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/9f73d0a1-6d6a-493f-a6df-6d882f53af27","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/9f73d0a1-6d6a-493f-a6df-6d882f53af27","pdf_url":"https://pure.tue.nl/ws/files/69050779/IEEE_TransOnCS1RP.pdf","source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"De Luca, G, Bolcato, P, Larcheveque, R, Rommes, J & Schilders, W H A 2017, 'Fast and accurate time-domain simulations of integer-N PLLs', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 4, 7792570, pp. 931-944. https://doi.org/10.1109/TCSI.2016.2628323","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:tue:oai:pure.tue.nl:publications/9f73d0a1-6d6a-493f-a6df-6d882f53af27","is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/9f73d0a1-6d6a-493f-a6df-6d882f53af27","pdf_url":"https://research.tue.nl/nl/publications/9f73d0a1-6d6a-493f-a6df-6d882f53af27","source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers, 64(4):7792570, 931 - 944. Institute of Electrical and Electronics Engineers","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:865783","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=865783","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1549-8328","raw_type":"Article / Letter to the editor"},{"id":"pmh:881510","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=881510","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1549-8328","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:865783","is_oa":false,"landing_page_url":"http://repository.tue.nl/865783","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1549-8328","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:881510","is_oa":false,"landing_page_url":"http://repository.tue.nl/881510","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1549-8328","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:pure.tue.nl:publications/9f73d0a1-6d6a-493f-a6df-6d882f53af27","is_oa":true,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85007109432&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"De Luca, G, Bolcato, P, Larcheveque, R, Rommes, J & Schilders, W H A 2017, 'Fast and accurate time-domain simulations of integer-N PLLs', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 4, 7792570, pp. 931-944. https://doi.org/10.1109/TCSI.2016.2628323","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/9f73d0a1-6d6a-493f-a6df-6d882f53af27","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/9f73d0a1-6d6a-493f-a6df-6d882f53af27","pdf_url":"https://pure.tue.nl/ws/files/69050779/IEEE_TransOnCS1RP.pdf","source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"De Luca, G, Bolcato, P, Larcheveque, R, Rommes, J & Schilders, W H A 2017, 'Fast and accurate time-domain simulations of integer-N PLLs', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 4, 7792570, pp. 931-944. https://doi.org/10.1109/TCSI.2016.2628323","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2563017611.pdf","grobid_xml":"https://content.openalex.org/works/W2563017611.grobid-xml"},"referenced_works_count":34,"referenced_works":["https://openalex.org/W146784561","https://openalex.org/W600310561","https://openalex.org/W1534558795","https://openalex.org/W1636428136","https://openalex.org/W1775840686","https://openalex.org/W1996731978","https://openalex.org/W1997919089","https://openalex.org/W1998743387","https://openalex.org/W2051049739","https://openalex.org/W2058084164","https://openalex.org/W2081050856","https://openalex.org/W2097420378","https://openalex.org/W2099126831","https://openalex.org/W2099792123","https://openalex.org/W2108621202","https://openalex.org/W2111079473","https://openalex.org/W2113236374","https://openalex.org/W2121896699","https://openalex.org/W2124389306","https://openalex.org/W2125980634","https://openalex.org/W2133386086","https://openalex.org/W2139582289","https://openalex.org/W2146140602","https://openalex.org/W2159934705","https://openalex.org/W2338353101","https://openalex.org/W2343772271","https://openalex.org/W2443947004","https://openalex.org/W2478040551","https://openalex.org/W2542016836","https://openalex.org/W4233123038","https://openalex.org/W4394734272","https://openalex.org/W6636847301","https://openalex.org/W6728840483","https://openalex.org/W6864466253"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W3129408886","https://openalex.org/W4233090067","https://openalex.org/W2365946217","https://openalex.org/W1964543336","https://openalex.org/W2139484866","https://openalex.org/W2368638770","https://openalex.org/W2285615337","https://openalex.org/W2365449259","https://openalex.org/W2089131288"],"abstract_inverted_index":{"We":[0,57,184],"present":[1],"a":[2,12,59,109,144],"methodology":[3,204],"to":[4,49,65,159,201],"simulate":[5],"industrial":[6,189],"integer-N":[7],"phase-locked":[8],"loops":[9],"(PLLs)":[10],"at":[11,81,134],"verification":[13],"level,":[14],"as":[15,17],"accurate":[16],"and":[18,40,43,70,77,104,168,176,191,212],"faster":[19],"than":[20],"transistor-level":[21,82],"simulation.":[22],"The":[23,45,96,137],"accuracy":[24],"is":[25,63,98,125,141],"measured":[26],"on":[27,89,100,105,180,188],"the":[28,50,92,106,113,119,129,149,152,160,164,170,174,181,198,203,215,218],"PLL":[29],"factors":[30],"of":[31,91,108,151,163,172,217],"interest,":[32],"i.e.,":[33],"locking":[34],"time,":[35],"power":[36],"consumption,":[37],"phase":[38,110,123,139,155],"noise":[39,178],"jitter":[41],"(period":[42],"long-term).":[44],"speedup":[46],"factor":[47],"tends":[48],"division":[51],"ratio":[52],"N":[53],"for":[54,112,194,214],"device-noise":[55,71],"simulations.":[56],"develop":[58],"unifying":[60],"technique":[61],"which":[62,196],"able":[64],"deal":[66],"with":[67,118,157],"both":[68],"noise-free":[69],"analyses,":[72,94],"taking":[73],"into":[74],"account":[75],"nonlinear":[76],"second-order":[78],"effects":[79,171],"visible":[80],"simulation":[83,211],"only,":[84],"whereas":[85],"previous":[86],"works":[87],"focused":[88],"one":[90],"two":[93,186],"separately.":[95],"procedure":[97],"based":[99],"oscillator's":[101],"sensitivity":[102,150],"analysis":[103],"creation":[107,216],"macromodel":[111],"voltage-controlled":[114],"oscillator":[115],"(VCO)":[116],"together":[117],"loop":[120],"divider":[121],"(the":[122],"model":[124],"called":[126],"VCODIV),":[127],"whilst":[128],"other":[130],"PLL's":[131],"blocks":[132],"remain":[133],"transistor":[135],"level.":[136],"macromodel's":[138],"law":[140],"characterized":[142],"by":[143,169,205],"piecewise":[145],"linear":[146],"curve,":[147],"representing":[148],"VCODIV":[153],"output's":[154],"deviation":[156],"respect":[158],"voltage":[161],"variation":[162],"VCO's":[165,175],"control":[166],"pin,":[167],"all":[173],"divider's":[177],"sources":[179],"model's":[182],"output.":[183],"show":[185],"experiments":[187],"PLLs,":[190],"provide":[192],"guidelines":[193],"designers":[195],"highlight":[197],"steps":[199],"needed":[200],"implement":[202],"using":[206],"well-known":[207],"analyses":[208],"in":[209],"circuit":[210],"Verilog-A":[213],"macromodel.":[219]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}