{"id":"https://openalex.org/W2548444245","doi":"https://doi.org/10.1109/tcsi.2016.2609855","title":"A 1-to-2048 Fully-Integrated Cascaded Digital Frequency Synthesizer for Low Frequency Reference Clocks Using Scrambling TDC","display_name":"A 1-to-2048 Fully-Integrated Cascaded Digital Frequency Synthesizer for Low Frequency Reference Clocks Using Scrambling TDC","publication_year":2016,"publication_date":"2016-11-02","ids":{"openalex":"https://openalex.org/W2548444245","doi":"https://doi.org/10.1109/tcsi.2016.2609855","mag":"2548444245"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2016.2609855","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2609855","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014466863","display_name":"Romesh Kumar Nandwana","orcid":"https://orcid.org/0000-0003-0339-5792"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Romesh Kumar Nandwana","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014971774","display_name":"Saurabh Saxena","orcid":"https://orcid.org/0000-0001-5592-054X"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Saurabh Saxena","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087380109","display_name":"Amr Elshazly","orcid":"https://orcid.org/0000-0002-0628-9138"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amr Elshazly","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087380835","display_name":"Kartikeya Mayaram","orcid":"https://orcid.org/0000-0003-0383-7589"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kartikeya Mayaram","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086888499","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-3456-2082"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Hanumolu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014466863"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.7351,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.7559554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"64","issue":"2","first_page":"283","last_page":"295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8882383108139038},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7828700542449951},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.6089297533035278},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.49290943145751953},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4893433451652527},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44844725728034973},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.43125832080841064},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42964625358581543},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4273976683616638},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.41907668113708496},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.41689980030059814},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.410230815410614},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3518935441970825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22811871767044067},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21722736954689026},{"id":"https://openalex.org/keywords/variable-frequency-oscillator","display_name":"Variable-frequency oscillator","score":0.17326760292053223},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.10986819863319397}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8882383108139038},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7828700542449951},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.6089297533035278},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.49290943145751953},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4893433451652527},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44844725728034973},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.43125832080841064},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42964625358581543},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4273976683616638},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.41907668113708496},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.41689980030059814},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.410230815410614},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3518935441970825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22811871767044067},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21722736954689026},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.17326760292053223},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.10986819863319397}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2016.2609855","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2609855","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G8623104009","display_name":null,"funder_award_id":"EECS-0954969","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320311401","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60"},{"id":"https://openalex.org/F4320332222","display_name":"University of Illinois at Urbana-Champaign","ror":"https://ror.org/047426m28"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1585816589","https://openalex.org/W2011931115","https://openalex.org/W2029794151","https://openalex.org/W2059166966","https://openalex.org/W2066871406","https://openalex.org/W2072937223","https://openalex.org/W2104147443","https://openalex.org/W2105386586","https://openalex.org/W2116013847","https://openalex.org/W2119588361","https://openalex.org/W2121854746","https://openalex.org/W2134899771","https://openalex.org/W2137120286","https://openalex.org/W2142324750","https://openalex.org/W2153267648","https://openalex.org/W2153743315","https://openalex.org/W2154332266","https://openalex.org/W2161139924","https://openalex.org/W2164002677","https://openalex.org/W2172440946","https://openalex.org/W2177833654","https://openalex.org/W2337930151","https://openalex.org/W6677707597"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2393391611","https://openalex.org/W2319750290","https://openalex.org/W2018591507","https://openalex.org/W2350406101","https://openalex.org/W2162551450","https://openalex.org/W2371350995","https://openalex.org/W2117349133","https://openalex.org/W2581687761","https://openalex.org/W2363332765"],"abstract_inverted_index":{"Generation":[0],"of":[1,147,185,191],"low":[2,9,61,99],"jitter,":[3],"high":[4],"frequency":[5,10,116,178],"clock":[6,12,63],"from":[7,122,136],"a":[8,67,76,103,109,123,137],"reference":[11,62,141],"using":[13],"classical":[14],"analog":[15],"phaselocked":[16],"loops":[17],"(PLLs)":[18],"requires":[19],"large":[20,59],"loop":[21,54,84],"filter":[22],"capacitor":[23],"and":[24,75,89,127,131,153,162,172,187],"power":[25,104,121,189],"hungry":[26],"oscillator.":[27],"Digital":[28],"PLLs":[29],"can":[30],"help":[31],"reduce":[32],"area":[33,184],"but":[34],"their":[35,45],"jitter":[36,47,101,146,168],"performance":[37,74],"is":[38,50],"severely":[39],"degraded":[40],"by":[41],"quantization":[42],"error.":[43],"Specifically,":[44],"deterministic":[46],"(DJ),":[48],"which":[49],"proportional":[51],"to":[52,71,97],"the":[53,86,94,114,148,166],"update":[55],"rate":[56],"becomes":[57],"prohibitively":[58],"at":[60],"frequencies.":[64],"We":[65],"propose":[66],"scrambling":[68],"TDC":[69],"(STDC)":[70],"improve":[72],"DJ":[73],"cascaded":[77],"architecture":[78],"with":[79],"digital":[80,151,156],"multiplying":[81],"delay":[82],"locked":[83],"as":[85,93],"first":[87],"stage":[88,96],"hybrid":[90],"analog/digital":[91],"PLL":[92,157],"second":[95],"achieve":[98],"random":[100],"in":[102,108],"efficient":[105],"manner.":[106],"Fabricated":[107],"90":[110],"nm":[111],"CMOS":[112],"process,":[113],"prototype":[115],"synthesizer":[117,179],"consumes":[118],"4.76":[119],"mW":[120],"1.0":[124],"V":[125],"supply":[126],"generates":[128],"160":[129,149],"MHz":[130,139,150],"2.56":[132,154],"GHz":[133,155],"output":[134],"clocks":[135],"1.25":[138],"crystal":[140],"frequency.":[142],"The":[143,176],"long-term":[144],"absolute":[145],"MDLL":[152],"outputs":[158],"are":[159,169],"2.4":[160],"psrms":[161],"4.18":[163],"psrms,":[164],"while":[165],"peak-to-peak":[167],"22.1":[170],"ps":[171],"35.2":[173],"ps,":[174],"respectively.":[175],"proposed":[177],"occupies":[180],"an":[181],"active":[182],"die":[183],"0.16mm2":[186],"achieves":[188],"efficiency":[190],"1.86":[192],"mW/GHz.":[193]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}