{"id":"https://openalex.org/W2528121917","doi":"https://doi.org/10.1109/tcsi.2016.2600750","title":"A Hybrid Time Borrowing Technique to Improve the Performance of Digital Circuits in the Presence of Variations","display_name":"A Hybrid Time Borrowing Technique to Improve the Performance of Digital Circuits in the Presence of Variations","publication_year":2016,"publication_date":"2016-10-03","ids":{"openalex":"https://openalex.org/W2528121917","doi":"https://doi.org/10.1109/tcsi.2016.2600750","mag":"2528121917"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2016.2600750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2600750","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103008803","display_name":"Mehrnaz Ahmadi","orcid":"https://orcid.org/0009-0007-3195-9475"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mehrnaz Ahmadi","raw_affiliation_strings":["DVDES Lab of the School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"DVDES Lab of the School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069623023","display_name":"Bijan Alizadeh","orcid":"https://orcid.org/0000-0003-4436-4597"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Bijan Alizadeh","raw_affiliation_strings":["DVDES Lab of the School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"DVDES Lab of the School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079790173","display_name":"Behjat Forouzandeh","orcid":"https://orcid.org/0009-0005-8330-0782"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behjat Forouzandeh","raw_affiliation_strings":["DVDES Lab of the School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"DVDES Lab of the School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103008803"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.7351,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.75314825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"64","issue":"1","first_page":"100","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6912896037101746},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6793851852416992},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6711770296096802},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5583780407905579},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5027520656585693},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4962237477302551},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49455735087394714},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4859277307987213},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.41907042264938354},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3730968236923218},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3116034269332886},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.19167804718017578},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11155018210411072},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09326961636543274},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08863353729248047}],"concepts":[{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6912896037101746},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6793851852416992},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6711770296096802},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5583780407905579},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5027520656585693},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4962237477302551},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49455735087394714},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4859277307987213},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.41907042264938354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3730968236923218},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3116034269332886},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.19167804718017578},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11155018210411072},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09326961636543274},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08863353729248047},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2016.2600750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2600750","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1891559005","https://openalex.org/W1901083236","https://openalex.org/W2019017236","https://openalex.org/W2041646453","https://openalex.org/W2066558313","https://openalex.org/W2071289751","https://openalex.org/W2076126326","https://openalex.org/W2110497962","https://openalex.org/W2114578223","https://openalex.org/W2155896127","https://openalex.org/W2158055150","https://openalex.org/W2162238157","https://openalex.org/W2165305147","https://openalex.org/W3145262500","https://openalex.org/W4251497353","https://openalex.org/W4252310301","https://openalex.org/W6660836706","https://openalex.org/W6677411990","https://openalex.org/W6684096234"],"related_works":["https://openalex.org/W2350494013","https://openalex.org/W4298048893","https://openalex.org/W2546023602","https://openalex.org/W2472096053","https://openalex.org/W2967868444","https://openalex.org/W1974985080","https://openalex.org/W2356719564","https://openalex.org/W2386022279","https://openalex.org/W2243536805","https://openalex.org/W142017057"],"abstract_inverted_index":{"Dynamic":[0],"flip-flop":[1],"conversion":[2],"(DFFC)":[3],"is":[4,72,100,136],"a":[5,57,65],"time":[6],"borrowing":[7],"method":[8],"for":[9],"improving":[10],"the":[11,43,46,76,88,104,121,157],"performance":[12,44,105,122],"of":[13,18,45,78,90,106],"digital":[14,35],"circuits.":[15,36],"Existing":[16],"types":[17],"DFFC":[19,62,117],"[11],":[20],"[12]":[21],"suffer":[22],"from":[23],"successive":[24,79],"critical":[25,27,80,82],"and":[26,81,109,146,153],"feedback":[28,83],"paths":[29],"that":[30,96,132],"are":[31,39],"frequently":[32],"seen":[33],"in":[34,87],"Moreover,":[37],"they":[38],"unable":[40],"to":[41,74,102,138],"increase":[42,103],"designs":[47],"with":[48,64],"short":[49],"sequential":[50],"depth.":[51],"In":[52],"this":[53],"paper,":[54],"we":[55,129],"introduce":[56],"hybrid":[58,98,134],"technique":[59,71,99,135],"which":[60],"utilizes":[61],"together":[63],"dynamic":[66],"clock":[67],"stretching":[68],"mechanism.":[69],"Our":[70],"able":[73,101,137],"mitigate":[75],"problems":[77],"path":[84],"structures":[85],"even":[86],"presence":[89],"process":[91,140],"variations.":[92],"The":[93],"results":[94],"show":[95],"our":[97,133],"some":[107],"ITC'99":[108],"ISCAS'89":[110],"benchmarks":[111],"by":[112,124],"24.4%":[113],"on":[114,126,160],"average":[115],"while":[116],"Type":[118],"C":[119],"increases":[120],"only":[123],"8.4%":[125],"average.":[127],"Furthermore,":[128],"have":[130],"shown":[131],"tolerate":[139],"variations,":[141,150],"18%":[142],"power":[143],"supply":[144],"variation,":[145],"100":[147],"\u00b0C":[148],"temperature":[149],"27.3%,":[151],"16.4%,":[152],"13.3%":[154],"better":[155],"than":[156],"state-of-the-art":[158],"methods":[159],"average,":[161],"respectively.":[162]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}