{"id":"https://openalex.org/W2509808022","doi":"https://doi.org/10.1109/tcsi.2016.2580703","title":"A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process","display_name":"A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process","publication_year":2016,"publication_date":"2016-08-11","ids":{"openalex":"https://openalex.org/W2509808022","doi":"https://doi.org/10.1109/tcsi.2016.2580703","mag":"2509808022"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2016.2580703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2580703","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://researchonline.ljmu.ac.uk/id/eprint/7196/1/bare_jrnl10.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002581130","display_name":"Xuqiang Zheng","orcid":"https://orcid.org/0000-0002-8978-6825"},"institutions":[{"id":"https://openalex.org/I51532219","display_name":"University of Lincoln","ror":"https://ror.org/03yeq9x20","country_code":"GB","type":"education","lineage":["https://openalex.org/I51532219"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN","GB"],"is_corresponding":false,"raw_author_name":"Xuqiang Zheng","raw_affiliation_strings":["Institute of Microelectronics, School of Computer Science, Tsinghua University, University of Lincoln, Beijing, Lincoln, ChinaU.K","Institute of Microelectronics, University of Lincoln, Lincoln, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, School of Computer Science, Tsinghua University, University of Lincoln, Beijing, Lincoln, ChinaU.K","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Institute of Microelectronics, University of Lincoln, Lincoln, U.K","institution_ids":["https://openalex.org/I51532219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100437342","display_name":"Zhijun Wang","orcid":"https://orcid.org/0000-0001-7403-7170"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhijun Wang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084959547","display_name":"Fule Li","orcid":"https://orcid.org/0000-0002-7341-7240"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fule Li","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100401202","display_name":"Feng Zhao","orcid":"https://orcid.org/0000-0001-6767-8105"},"institutions":[{"id":"https://openalex.org/I51532219","display_name":"University of Lincoln","ror":"https://ror.org/03yeq9x20","country_code":"GB","type":"education","lineage":["https://openalex.org/I51532219"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Feng Zhao","raw_affiliation_strings":["School of Computer Science, University of Lincoln, Lincoln, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Lincoln, Lincoln, U.K","institution_ids":["https://openalex.org/I51532219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059786971","display_name":"Shigang Yue","orcid":"https://orcid.org/0000-0002-1899-6307"},"institutions":[{"id":"https://openalex.org/I51532219","display_name":"University of Lincoln","ror":"https://ror.org/03yeq9x20","country_code":"GB","type":"education","lineage":["https://openalex.org/I51532219"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shigang Yue","raw_affiliation_strings":["School of Computer Science, University of Lincoln, Lincoln, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Lincoln, Lincoln, U.K","institution_ids":["https://openalex.org/I51532219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074033048","display_name":"Chun Zhang","orcid":"https://orcid.org/0000-0001-9791-4500"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chun Zhang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100356864","display_name":"Zhihua Wang","orcid":"https://orcid.org/0000-0001-6567-0759"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4544,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":{"value":0.92638991,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":"63","issue":"9","first_page":"1381","last_page":"1392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8939296007156372},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.729864776134491},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.6711740493774414},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.649212121963501},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.568752646446228},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.5065990686416626},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4989495277404785},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.466613233089447},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.45981723070144653},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44253626465797424},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40751922130584717},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37812647223472595},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21990054845809937},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1496085226535797}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8939296007156372},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.729864776134491},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.6711740493774414},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.649212121963501},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.568752646446228},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.5065990686416626},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4989495277404785},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.466613233089447},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.45981723070144653},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44253626465797424},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40751922130584717},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37812647223472595},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21990054845809937},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1496085226535797},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2016.2580703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2580703","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:researchonline.ljmu.ac.uk:7196","is_oa":true,"landing_page_url":null,"pdf_url":"https://researchonline.ljmu.ac.uk/id/eprint/7196/1/bare_jrnl10.pdf","source":{"id":"https://openalex.org/S4306401246","display_name":"Liverpool John Moores University","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63098007","host_organization_name":"Liverpool John Moores University","host_organization_lineage":["https://openalex.org/I63098007"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:figshare.com:article/24360985","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/A_14-bit_250_MS_s_IF_sampling_pipelined_ADC_in_180_nm_CMOS_process/24360985","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:researchonline.ljmu.ac.uk:7196","is_oa":true,"landing_page_url":null,"pdf_url":"https://researchonline.ljmu.ac.uk/id/eprint/7196/1/bare_jrnl10.pdf","source":{"id":"https://openalex.org/S4306401246","display_name":"Liverpool John Moores University","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63098007","host_organization_name":"Liverpool John Moores University","host_organization_lineage":["https://openalex.org/I63098007"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2509808022.pdf"},"referenced_works_count":33,"referenced_works":["https://openalex.org/W1965396834","https://openalex.org/W1969449201","https://openalex.org/W1981756115","https://openalex.org/W2009064736","https://openalex.org/W2044250819","https://openalex.org/W2069896714","https://openalex.org/W2073431829","https://openalex.org/W2097559264","https://openalex.org/W2099745999","https://openalex.org/W2101004723","https://openalex.org/W2106740279","https://openalex.org/W2111708953","https://openalex.org/W2117363435","https://openalex.org/W2129293238","https://openalex.org/W2132680915","https://openalex.org/W2135751681","https://openalex.org/W2151211078","https://openalex.org/W2152441573","https://openalex.org/W2152714847","https://openalex.org/W2153314955","https://openalex.org/W2153463885","https://openalex.org/W2156040272","https://openalex.org/W2163227093","https://openalex.org/W2163943276","https://openalex.org/W2169707891","https://openalex.org/W2493934493","https://openalex.org/W2788929498","https://openalex.org/W2970906998","https://openalex.org/W6641587428","https://openalex.org/W6661304837","https://openalex.org/W6666345469","https://openalex.org/W6668538869","https://openalex.org/W6675801026"],"related_works":["https://openalex.org/W1018821383","https://openalex.org/W2140339712","https://openalex.org/W2076001147","https://openalex.org/W4387831768","https://openalex.org/W2348160167","https://openalex.org/W2145297550","https://openalex.org/W2739351926","https://openalex.org/W2058202271","https://openalex.org/W2072668688","https://openalex.org/W3109901343"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,10,44,52,69,82,89,114,126],"14-bit":[4],"250":[5,118],"MS/s":[6,119],"ADC":[7,28,106,141],"fabricated":[8],"in":[9],"180":[11],"nm":[12],"CMOS":[13],"process,":[14],"which":[15,148],"aims":[16],"at":[17,182],"optimizing":[18],"its":[19],"linearity,":[20],"operating":[21],"speed,":[22],"and":[23,61,93,120,137,145,154,165,174],"power":[24],"efficiency.":[25],"The":[26,104,162],"implemented":[27,105],"employs":[29],"an":[30],"improved":[31],"SHA":[32],"with":[33,73,88,113],"parasitic":[34],"optimized":[35,170],"bootstrapped":[36],"switches":[37],"to":[38,56,98,159,171],"achieve":[39],"high":[40],"sampling":[41,115],"linearity":[42],"over":[43,151],"wide":[45],"input":[46,111],"frequency":[47,184],"range.":[48],"It":[49],"also":[50],"explores":[51],"dedicated":[53],"foreground":[54],"calibration":[55,168],"correct":[57],"the":[58,62,100,134,140,179],"capacitor":[59],"mismatches":[60],"gain":[63],"error":[64],"of":[65,117,139],"residue":[66,101],"amplifier,":[67],"where":[68],"novel":[70],"configuration":[71],"scheme":[72,86],"little":[74],"cost":[75],"for":[76,157],"analog":[77],"front-end":[78],"is":[79,96,107,142,185],"developed.":[80],"Moreover,":[81],"partial":[83],"non-overlapping":[84],"clock":[85],"associated":[87],"high-speed":[90],"reference":[91],"buffer":[92],"fast":[94],"comparators":[95],"proposed":[97],"maximize":[99],"settling":[102],"time.":[103],"measured":[108,135,163],"under":[109],"different":[110],"frequencies":[112],"rate":[116],"it":[121],"consumes":[122],"300":[123],"mW":[124],"from":[125],"1.8":[127],"V":[128],"supply.":[129],"For":[130],"30":[131],"MHz":[132],"input,":[133],"SFDR":[136],"SNDR":[138],"94.7":[143],"dB":[144,153,156],"68.5":[146],"dB,":[147],"can":[149],"remain":[150],"84.3":[152],"65.4":[155],"up":[158],"400":[160],"MHz.":[161],"DNL":[164],"INL":[166],"after":[167],"are":[169],"0.15":[172],"LSB":[173],"1.00":[175],"LSB,":[176],"respectively,":[177],"while":[178],"Walden":[180],"FOM":[181],"Nyquist":[183],"0.57":[186],"pJ/step.":[187]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":5}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}