{"id":"https://openalex.org/W2471996676","doi":"https://doi.org/10.1109/tcsi.2016.2556120","title":"Bitcell-Based Design of On-Chip Process Variability Monitors for Sub-28 nm Memories","display_name":"Bitcell-Based Design of On-Chip Process Variability Monitors for Sub-28 nm Memories","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2471996676","doi":"https://doi.org/10.1109/tcsi.2016.2556120","mag":"2471996676"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2016.2556120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2556120","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043629600","display_name":"Saket Gupta","orcid":"https://orcid.org/0000-0003-4541-5798"},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saket Gupta","raw_affiliation_strings":["Broadcom Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004218579","display_name":"C. Monzel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Monzel","raw_affiliation_strings":["Broadcom Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067401131","display_name":"Daniel S. Reed","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel S. Reed","raw_affiliation_strings":["Broadcom Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100386953","display_name":"Yifei Zhang","orcid":"https://orcid.org/0009-0005-7212-0743"},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yifei Zhang","raw_affiliation_strings":["Broadcom Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020900103","display_name":"Mark Winter","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Winter","raw_affiliation_strings":["Broadcom Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015710619","display_name":"Myron Buer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Myron Buer","raw_affiliation_strings":["Broadcom Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.372,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6549852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"63","issue":"7","first_page":"1014","last_page":"1022"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9721019864082336},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8683339357376099},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6773637533187866},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.6739768981933594},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6358524560928345},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5790180563926697},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.5403867363929749},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4909856617450714},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48385751247406006},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4718235433101654},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.462844580411911},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42834970355033875},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40627777576446533},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40212976932525635},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3222668170928955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2978767156600952},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2726268470287323}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9721019864082336},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8683339357376099},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6773637533187866},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.6739768981933594},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6358524560928345},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5790180563926697},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.5403867363929749},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4909856617450714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48385751247406006},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4718235433101654},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.462844580411911},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42834970355033875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40627777576446533},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40212976932525635},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3222668170928955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2978767156600952},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2726268470287323},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2016.2556120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2556120","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1965293394","https://openalex.org/W1965738274","https://openalex.org/W1966741973","https://openalex.org/W1967709031","https://openalex.org/W1996048505","https://openalex.org/W1998246226","https://openalex.org/W2004219286","https://openalex.org/W2011795786","https://openalex.org/W2014993833","https://openalex.org/W2038840127","https://openalex.org/W2041052995","https://openalex.org/W2047956117","https://openalex.org/W2055298964","https://openalex.org/W2073818373","https://openalex.org/W2093047481","https://openalex.org/W2095665333","https://openalex.org/W2110388256","https://openalex.org/W2112709910","https://openalex.org/W2117648153","https://openalex.org/W2125737642","https://openalex.org/W2127036509","https://openalex.org/W2130512258","https://openalex.org/W2136103183","https://openalex.org/W2136328167","https://openalex.org/W2165740397","https://openalex.org/W2165765227","https://openalex.org/W2167210005","https://openalex.org/W2178304595","https://openalex.org/W2296755579","https://openalex.org/W3152237812","https://openalex.org/W4244849975","https://openalex.org/W6654123859","https://openalex.org/W6684238655","https://openalex.org/W6684776622"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2085719533","https://openalex.org/W2048420745","https://openalex.org/W2105137062","https://openalex.org/W2745127909","https://openalex.org/W1993818216"],"abstract_inverted_index":{"On-chip":[0],"process":[1,6,25,45,90,100,118],"monitor/sensor":[2],"circuits":[3],"capture":[4,23],"the":[5,12,24,56,78,82,89,124],"corner":[7,59,119],"of":[8,60,81],"a":[9,32,41,67,70,143],"chip":[10],"in":[11,62,84,88,111],"postfabrication":[13],"stage.":[14],"Logic-NMOS":[15],"and":[16,54,69,97,130],"logic-PMOS":[17],"based":[18],"sensors,":[19],"however,":[20],"fail":[21],"to":[22,135],"corners":[26],"for":[27],"memories,":[28],"as":[29],"bitcells":[30],"have":[31],"different":[33],"implant":[34],"from":[35,104,108],"logic":[36],"cells.":[37],"In":[38],"this":[39],"paper,":[40],"novel":[42],"on-chip":[43],"bitcell-based":[44],"monitor":[46],"(BPMON)":[47],"circuit":[48,83],"is":[49],"implemented":[50],"that":[51,76],"distinguishes":[52],"between":[53],"detects":[55],"standard":[57],"global":[58],"memories":[61],"any":[63],"chip.":[64],"It":[65],"leverages":[66],"current-mirror":[68],"near-threshold":[71],"biased":[72],"bitcell":[73,95,98,117],"array":[74],"structure":[75],"changes":[77,87],"output":[79],"voltage":[80],"accordance":[85],"with":[86,128],"corner.":[91],"BPMON":[92],"separately":[93],"tracks":[94],"NMOS":[96],"PMOS":[99],"corners.":[101],"Silicon":[102],"data":[103],"over":[105],"100":[106],"chips":[107],"five":[109],"wafers":[110],"28":[112],"nm":[113],"CMOS":[114],"shows":[115],"correct":[116],"predictions.":[120],"These":[121],"predictions":[122],"show":[123],"expected":[125],"strong":[126],"correlation":[127],"read":[129],"write":[131],"vccmin,":[132],"enabling":[133],"vccmin":[134],"be":[136],"lowered":[137],"below":[138],"specifications":[139],"while":[140],"still":[141],"achieving":[142],"100%":[144],"yield.":[145]},"counts_by_year":[{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}