{"id":"https://openalex.org/W2313356641","doi":"https://doi.org/10.1109/tcsi.2016.2525042","title":"A Fused Floating-Point Four-Term Dot Product Unit","display_name":"A Fused Floating-Point Four-Term Dot Product Unit","publication_year":2016,"publication_date":"2016-02-23","ids":{"openalex":"https://openalex.org/W2313356641","doi":"https://doi.org/10.1109/tcsi.2016.2525042","mag":"2313356641"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2016.2525042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2525042","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083741036","display_name":"Jongwook Sohn","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jongwook Sohn","raw_affiliation_strings":["Intel Corp., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028439610","display_name":"Earl E. Swartzlander","orcid":"https://orcid.org/0000-0002-8699-5277"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Earl E. Swartzlander","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9602,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.8720003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"63","issue":"3","first_page":"370","last_page":"378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7145249843597412},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.7091442346572876},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.6657397747039795},{"id":"https://openalex.org/keywords/dot-product","display_name":"Dot product","score":0.6401746273040771},{"id":"https://openalex.org/keywords/rounding","display_name":"Rounding","score":0.6121187806129456},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.5966312289237976},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.58278489112854},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.570824384689331},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5607830882072449},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5052605271339417},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4960249364376068},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3585583567619324},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20423772931098938},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18458542227745056},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17962443828582764}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7145249843597412},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.7091442346572876},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.6657397747039795},{"id":"https://openalex.org/C32900221","wikidata":"https://www.wikidata.org/wiki/Q181365","display_name":"Dot product","level":2,"score":0.6401746273040771},{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.6121187806129456},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.5966312289237976},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.58278489112854},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.570824384689331},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5607830882072449},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5052605271339417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4960249364376068},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3585583567619324},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20423772931098938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18458542227745056},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17962443828582764},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2016.2525042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2016.2525042","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1963965124","https://openalex.org/W1969726734","https://openalex.org/W2001966371","https://openalex.org/W2022042913","https://openalex.org/W2059530224","https://openalex.org/W2065510382","https://openalex.org/W2070273314","https://openalex.org/W2080083189","https://openalex.org/W2100974190","https://openalex.org/W2102729529","https://openalex.org/W2106652828","https://openalex.org/W2112276048","https://openalex.org/W2113893001","https://openalex.org/W2126762902","https://openalex.org/W2132041547","https://openalex.org/W2136061995","https://openalex.org/W2139937726","https://openalex.org/W2142416656","https://openalex.org/W2147479230","https://openalex.org/W2151215538","https://openalex.org/W2162827023","https://openalex.org/W2171240804","https://openalex.org/W2541336488","https://openalex.org/W6679740982","https://openalex.org/W6729289004"],"related_works":["https://openalex.org/W2102729529","https://openalex.org/W2124576060","https://openalex.org/W2295685520","https://openalex.org/W1963975449","https://openalex.org/W2007090975","https://openalex.org/W2761664175","https://openalex.org/W2313356641","https://openalex.org/W1586412735","https://openalex.org/W2022042913","https://openalex.org/W1942901780"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,26,47,58,71,89,126],"novel":[4],"design":[5,40,114,152],"for":[6,25,117],"fused":[8,83],"floating-point":[9,62,84],"four-term":[10,43,85],"dot":[11,15,44,86],"product":[12,16,45,87],"unit.":[13],"The":[14,38,112,150],"is":[17,67,115],"one":[18],"of":[19,29,60,81,138],"the":[20,42,79,82,136,139,142,154,165],"most":[21],"frequently":[22],"used":[23],"operations":[24],"wide":[27],"variety":[28],"graphics,":[30],"digital":[31],"signal":[32],"processing":[33],"(DSP)":[34],"and":[35,54,64,93,105,108,120,123,145,158],"statistical":[36],"applications.":[37],"proposed":[39,113,140,151],"computes":[41],"in":[46],"single":[48,119],"unit":[49],"to":[50,57,69,76,134,164],"achieve":[51],"better":[52],"performance":[53,80],"accuracy":[55],"compared":[56,163],"network":[59],"traditional":[61],"multipliers":[63],"adders,":[65],"which":[66],"referred":[68],"as":[70],"discrete":[72,166],"design.":[73,167],"In":[74,132],"order":[75,133],"further":[77],"improve":[78],"unit,":[88],"new":[90],"exponent":[91],"compare":[92],"significand":[94],"alignment":[95],"scheme,":[96],"dual-reduction,":[97],"early":[98],"normalization,":[99],"four-input":[100],"Leading":[101],"Zero":[102],"Anticipation":[103],"(LZA),":[104],"compound":[106],"addition":[107],"rounding":[109],"are":[110,148],"applied.":[111],"implemented":[116],"both":[118],"double":[121],"precision":[122],"synthesized":[124],"with":[125],"45":[127],"nm":[128],"CMOS":[129],"standard-cell":[130],"library.":[131],"evaluate":[135],"improvement":[137],"design,":[141],"area,":[143,155],"latency,":[144],"power":[146,156],"consumption":[147,157],"investigated.":[149],"reduces":[153],"latency":[159],"by":[160],"about":[161],"40%":[162]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":8},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}