{"id":"https://openalex.org/W2290658729","doi":"https://doi.org/10.1109/tcsi.2015.2510620","title":"A Standard-Cell-Design-Flow Compatible Energy-Recycling Logic With 70% Energy Saving","display_name":"A Standard-Cell-Design-Flow Compatible Energy-Recycling Logic With 70% Energy Saving","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2290658729","doi":"https://doi.org/10.1109/tcsi.2015.2510620","mag":"2290658729"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2015.2510620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2015.2510620","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066248772","display_name":"Cheng\u2010Yen Lee","orcid":"https://orcid.org/0000-0003-4535-2213"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Yen Lee","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070203042","display_name":"Ping-Hsuan Hsieh","orcid":"https://orcid.org/0000-0003-4244-3558"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ping-Hsuan Hsieh","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101750729","display_name":"Chia\u2010Hsiang Yang","orcid":"https://orcid.org/0000-0003-1163-321X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]},{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Hsiang Yang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5251,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.67136282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"63","issue":"1","first_page":"70","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7564123868942261},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6319443583488464},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.5990667343139648},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5858373641967773},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.5581271052360535},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5391097664833069},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4905351996421814},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4791492819786072},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4386043846607208},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.43475914001464844},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4305039048194885},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4242710471153259},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.40890657901763916},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38708311319351196},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3361409902572632},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2215554118156433},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10502985119819641}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7564123868942261},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6319443583488464},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.5990667343139648},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5858373641967773},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5581271052360535},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5391097664833069},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4905351996421814},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4791492819786072},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4386043846607208},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.43475914001464844},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4305039048194885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4242710471153259},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.40890657901763916},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38708311319351196},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3361409902572632},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2215554118156433},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10502985119819641},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2015.2510620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2015.2510620","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1967171495","https://openalex.org/W1989171176","https://openalex.org/W1999118804","https://openalex.org/W2031434489","https://openalex.org/W2034182926","https://openalex.org/W2041255146","https://openalex.org/W2062001633","https://openalex.org/W2062157129","https://openalex.org/W2097502965","https://openalex.org/W2105946429","https://openalex.org/W2106659921","https://openalex.org/W2113059357","https://openalex.org/W2119512278","https://openalex.org/W2122970027","https://openalex.org/W2122984966","https://openalex.org/W2129878502","https://openalex.org/W2142034317","https://openalex.org/W2150564053","https://openalex.org/W2537345777","https://openalex.org/W6666348544"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2894573466","https://openalex.org/W2965791759","https://openalex.org/W1889611132","https://openalex.org/W3080459857","https://openalex.org/W2554253794","https://openalex.org/W2166506797","https://openalex.org/W24944685","https://openalex.org/W2126241630","https://openalex.org/W2147530955"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,145],"energy-recycling":[4,142],"micro-architecture":[5],"and":[6,27,51],"the":[7,36,44,110,114,140,161],"associated":[8],"adiabatic":[9,45],"logic":[10,32,46,143],"for":[11,57,68,98,124],"ultra-low":[12],"energy":[13,29,63,122,158],"applications,":[14],"such":[15],"as":[16],"implantable":[17,99],"bioelectronics.":[18],"The":[19,39,135],"proposed":[20,115,141],"design":[21,116],"achieves":[22,117,144],"low":[23],"power":[24],"by":[25],"transferring":[26],"recycling":[28],"between":[30],"digital":[31,59],"blocks":[33],"along":[34],"with":[35,53,139],"signal":[37,101],"propagation.":[38],"CMOS-like":[40],"layout":[41],"methodology":[42],"allows":[43],"core":[47],"to":[48,70,74,109,119,127,154],"be":[49,66],"synthesized":[50],"auto-placed-and-routed":[52],"current":[54],"EDA":[55],"tools":[56],"complex":[58],"systems.":[60],"A":[61],"50%":[62],"saving":[64],"can":[65],"achieved":[67],"up":[69],"100":[71],"MHz":[72],"compared":[73,108],"conventional":[75],"static":[76,111],"CMOS":[77,97,112],"logic.":[78],"As":[79],"a":[80,84,131,151],"proof":[81],"of":[82,121,147],"concept,":[83],"14-tap":[85],"8-bit":[86],"finite":[87],"impulse":[88],"response":[89],"(FIR)":[90],"filter":[91,137],"has":[92],"been":[93],"implemented":[94],"in":[95],"90-nm":[96],"neural":[100],"processing.":[102],"With":[103],"only":[104],"16%":[105],"area":[106],"overhead":[107],"counterpart,":[113],"70%":[118],"53%":[120],"reduction":[123],"87":[125],"kHz":[126,129],"410":[128],"from":[130],"1":[132],"V":[133],"supply.":[134],"FIR":[136,165],"realized":[138],"FoM":[146],"5.33":[148],"nW/MHz/Tap/In-bit/Coeff-bit,":[149],"yielding":[150],"1.9":[152],"\u00d7":[153,156],"42":[155],"higher":[157],"efficiency":[159],"than":[160],"state-of-the-art":[162],"custom":[163],"energy-efficient":[164],"designs.":[166]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}