{"id":"https://openalex.org/W1516415178","doi":"https://doi.org/10.1109/tcsi.2015.2423793","title":"A Loop Gain Optimization Technique for Integer-&lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$N$&lt;/tex&gt;&lt;/formula&gt; TDC-Based Phase-Locked Loops","display_name":"A Loop Gain Optimization Technique for Integer-&lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$N$&lt;/tex&gt;&lt;/formula&gt; TDC-Based Phase-Locked Loops","publication_year":2015,"publication_date":"2015-06-12","ids":{"openalex":"https://openalex.org/W1516415178","doi":"https://doi.org/10.1109/tcsi.2015.2423793","mag":"1516415178"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2015.2423793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2015.2423793","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001825473","display_name":"Ting-Kuei Kuan","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Kuei Kuan","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","[Graduate Institute of Electronics Engineering/ Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Graduate Institute of Electronics Engineering/ Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064663968","display_name":"Shen-Iuan Liu","orcid":"https://orcid.org/0000-0002-3765-2948"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shen-Iuan Liu","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","[Graduate Institute of Electronics Engineering/ Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Graduate Institute of Electronics Engineering/ Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.41,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.8945931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"62","issue":"7","first_page":"1873","last_page":"1882"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8325526714324951},{"id":"https://openalex.org/keywords/loop-gain","display_name":"Loop gain","score":0.7398900985717773},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.7378085851669312},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6607730984687805},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.6542932987213135},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5740662217140198},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.5115616917610168},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5020871162414551},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4908962845802307},{"id":"https://openalex.org/keywords/for-loop","display_name":"For loop","score":0.4618232846260071},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43805450201034546},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3948841691017151},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2912609577178955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21702590584754944},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1359909176826477},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07265236973762512}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8325526714324951},{"id":"https://openalex.org/C199943209","wikidata":"https://www.wikidata.org/wiki/Q1271153","display_name":"Loop gain","level":3,"score":0.7398900985717773},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.7378085851669312},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6607730984687805},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.6542932987213135},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5740662217140198},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.5115616917610168},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5020871162414551},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4908962845802307},{"id":"https://openalex.org/C2779624466","wikidata":"https://www.wikidata.org/wiki/Q838119","display_name":"For loop","level":3,"score":0.4618232846260071},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43805450201034546},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3948841691017151},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2912609577178955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21702590584754944},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1359909176826477},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07265236973762512},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2015.2423793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2015.2423793","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1580654973","https://openalex.org/W1989031968","https://openalex.org/W1997845338","https://openalex.org/W2034484545","https://openalex.org/W2037252835","https://openalex.org/W2098317737","https://openalex.org/W2100556628","https://openalex.org/W2102596261","https://openalex.org/W2126455177","https://openalex.org/W2127604288","https://openalex.org/W2130835617","https://openalex.org/W2157437715","https://openalex.org/W2164114298","https://openalex.org/W2166809811","https://openalex.org/W2216283733","https://openalex.org/W4206689824","https://openalex.org/W6634865859"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2354050524","https://openalex.org/W2083878249","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W4295813049","https://openalex.org/W1550227479","https://openalex.org/W2119216036","https://openalex.org/W1516415178"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,15,23],"loop":[4,25,29,50,62,81],"gain":[5,30,51,63],"optimization":[6,52],"technique":[7],"for":[8],"integer-":[9],"N":[10],"digital":[11,55],"phase-locked":[12,24,56],"loops":[13,57],"with":[14,94],"time-to-digital":[16],"converter.":[17],"Due":[18],"to":[19,34,66,91],"noise":[20,45],"filtering":[21],"properties,":[22],"has":[26],"an":[27],"optimal":[28],"which":[31],"gives":[32],"rise":[33],"the":[35,49,54,68,78,87],"best":[36],"jitter":[37],"performance,":[38],"taking":[39],"into":[40],"account":[41],"external":[42],"and":[43,77],"internal":[44],"sources.":[46],"By":[47],"using":[48],"technique,":[53],"can":[58],"automatically":[59],"attain":[60],"this":[61],"in":[64],"background":[65],"minimize":[67],"jitter.":[69],"Theoretical":[70],"analysis":[71,88],"is":[72,89],"presented.":[73],"The":[74],"stability":[75],"issue":[76],"impact":[79],"of":[80],"latency":[82],"are":[83],"also":[84],"discussed.":[85],"Finally,":[86],"compared":[90],"behavioral":[92],"simulations":[93],"good":[95],"agreement.":[96]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
