{"id":"https://openalex.org/W1564962827","doi":"https://doi.org/10.1109/tcsi.2015.2418837","title":"Low-Power and Area-Efficient Shift Register Using Pulsed Latches","display_name":"Low-Power and Area-Efficient Shift Register Using Pulsed Latches","publication_year":2015,"publication_date":"2015-05-18","ids":{"openalex":"https://openalex.org/W1564962827","doi":"https://doi.org/10.1109/tcsi.2015.2418837","mag":"1564962827"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2015.2418837","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2015.2418837","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028123718","display_name":"Byung\u2010Do Yang","orcid":"https://orcid.org/0000-0002-5299-1075"},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Byung-Do Yang","raw_affiliation_strings":["Department of Electronics Engineering, Chungbuk National University, Cheongju, Rep. of Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Chungbuk National University, Cheongju, Rep. of Korea","institution_ids":["https://openalex.org/I163753206"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5028123718"],"corresponding_institution_ids":["https://openalex.org/I163753206"],"apc_list":null,"apc_paid":null,"fwci":3.3635,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.91928497,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"62","issue":"6","first_page":"1564","last_page":"1571"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.8579318523406982},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.589542806148529},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5245794653892517},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5035011172294617},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4968102276325226},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4919140338897705},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4306572675704956},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.4175277352333069},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.41693830490112305},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3327261209487915},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31117334961891174},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2659767270088196},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22243696451187134},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21819186210632324},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1842787265777588},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14297783374786377},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.10291314125061035},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07741367816925049}],"concepts":[{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.8579318523406982},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.589542806148529},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5245794653892517},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5035011172294617},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4968102276325226},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4919140338897705},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4306572675704956},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4175277352333069},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.41693830490112305},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3327261209487915},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31117334961891174},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2659767270088196},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22243696451187134},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21819186210632324},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1842787265777588},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14297783374786377},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.10291314125061035},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07741367816925049},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2015.2418837","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2015.2418837","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1596644655","https://openalex.org/W2056378213","https://openalex.org/W2078190803","https://openalex.org/W2109195618","https://openalex.org/W2133310998","https://openalex.org/W2133484447","https://openalex.org/W2137616964","https://openalex.org/W2143890803","https://openalex.org/W2145876393","https://openalex.org/W2161000806","https://openalex.org/W2165787034","https://openalex.org/W2169263481","https://openalex.org/W2282857414","https://openalex.org/W2541455117","https://openalex.org/W2567052870","https://openalex.org/W2811860825","https://openalex.org/W6635798368","https://openalex.org/W6681381849","https://openalex.org/W6681475482","https://openalex.org/W6683296086"],"related_works":["https://openalex.org/W2184321560","https://openalex.org/W2262031297","https://openalex.org/W4366088550","https://openalex.org/W2783673891","https://openalex.org/W3202265160","https://openalex.org/W2621175092","https://openalex.org/W2803734506","https://openalex.org/W4239455881","https://openalex.org/W2161460378","https://openalex.org/W3069678657"],"abstract_inverted_index":{"This":[0,25],"paper":[1],"proposes":[2],"a":[3,56,89,113],"low-power":[4],"and":[5,14,73,125],"area-efficient":[6],"shift":[7,53,81,120,132],"register":[8,54,82,121,133],"using":[9,74,83,88],"pulsed":[10,23,32,41,49,61,84],"latches.":[11,24,78],"The":[12,52,96,106,118],"area":[13,98,124],"power":[15,107,127],"consumption":[16,108],"are":[17],"reduced":[18],"by":[19,64],"replacing":[20],"flip-flops":[21],"with":[22,94,134],"method":[26],"solves":[27],"the":[28,35,46,60,66,130],"timing":[29],"problem":[30],"between":[31],"latches":[33,67,85],"through":[34],"use":[36],"of":[37,45,59],"multiple":[38],"non-overlap":[39],"delayed":[40],"clock":[42,50,62,116],"signals":[43,63],"instead":[44],"conventional":[47,131],"single":[48],"signal.":[51],"uses":[55],"small":[57],"number":[58],"grouping":[65],"to":[68,129],"several":[69],"sub":[70],"shifter":[71],"registers":[72],"additional":[75],"temporary":[76],"storage":[77],"A":[79],"256-bit":[80],"was":[86],"fabricated":[87],"0.18":[90],"\u03bcm":[91,101],"CMOS":[92],"process":[93],"VDD=1.8V.":[95],"core":[97],"is":[99,109],"6600":[100],"<sup":[102],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[103],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[104],".":[105],"1.2":[110],"mW":[111],"at":[112],"100":[114],"MHz":[115],"frequency.":[117],"proposed":[119],"saves":[122],"37%":[123],"44%":[126],"compared":[128],"flip-flops.":[135]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}