{"id":"https://openalex.org/W1966494251","doi":"https://doi.org/10.1109/tcsi.2015.2388838","title":"An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis","display_name":"An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1966494251","doi":"https://doi.org/10.1109/tcsi.2015.2388838","mag":"1966494251"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2015.2388838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2015.2388838","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082686709","display_name":"Indranil Hatai","orcid":"https://orcid.org/0000-0002-3422-7655"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Indranil Hatai","raw_affiliation_strings":["Electronics & Electrical Communication Engineering Department, Indian Institute of Technology, Kharagpur, India","Electronics and Electrical Communication Engineering Department, Indian Institute of Technology Kharagpur, INDIA"],"affiliations":[{"raw_affiliation_string":"Electronics & Electrical Communication Engineering Department, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Electronics and Electrical Communication Engineering Department, Indian Institute of Technology Kharagpur, INDIA","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003667123","display_name":"Indrajit Chakrabarti","orcid":"https://orcid.org/0000-0003-4744-2132"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indrajit Chakrabarti","raw_affiliation_strings":["Electronics & Electrical Communication Engineering Department, Indian Institute of Technology, Kharagpur, India","Electronics and Electrical Communication Engineering Department, Indian Institute of Technology Kharagpur, INDIA"],"affiliations":[{"raw_affiliation_string":"Electronics & Electrical Communication Engineering Department, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Electronics and Electrical Communication Engineering Department, Indian Institute of Technology Kharagpur, INDIA","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102708076","display_name":"Swapna Banerjee","orcid":"https://orcid.org/0000-0001-9971-2013"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swapna Banerjee","raw_affiliation_strings":["Electronics & Electrical Communication Engineering Department, Indian Institute of Technology, Kharagpur, India","Electronics and Electrical Communication Engineering Department, Indian Institute of Technology Kharagpur, INDIA"],"affiliations":[{"raw_affiliation_string":"Electronics & Electrical Communication Engineering Department, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Electronics and Electrical Communication Engineering Department, Indian Institute of Technology Kharagpur, INDIA","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082686709"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":5.1691,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.96046878,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.7289358377456665},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.7107155323028564},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6839515566825867},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5528266429901123},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5373944044113159},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.5253550410270691},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5051308274269104},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4966278672218323},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.45739468932151794},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4385485053062439},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37592190504074097},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3074110150337219},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22337308526039124},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1709124743938446},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.14259073138237},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.08939811587333679},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08244329690933228}],"concepts":[{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7289358377456665},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.7107155323028564},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6839515566825867},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5528266429901123},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5373944044113159},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.5253550410270691},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5051308274269104},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4966278672218323},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.45739468932151794},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4385485053062439},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37592190504074097},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3074110150337219},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22337308526039124},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1709124743938446},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.14259073138237},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.08939811587333679},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08244329690933228},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2015.2388838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2015.2388838","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1883708058","https://openalex.org/W1965846060","https://openalex.org/W1975073047","https://openalex.org/W1984843147","https://openalex.org/W2008579622","https://openalex.org/W2026060728","https://openalex.org/W2043755638","https://openalex.org/W2045146697","https://openalex.org/W2053276728","https://openalex.org/W2073382293","https://openalex.org/W2074919288","https://openalex.org/W2080525217","https://openalex.org/W2089902593","https://openalex.org/W2094738303","https://openalex.org/W2103244632","https://openalex.org/W2111737434","https://openalex.org/W2115245846","https://openalex.org/W2118949348","https://openalex.org/W2131620964","https://openalex.org/W2132723358","https://openalex.org/W2132897414","https://openalex.org/W2134918682","https://openalex.org/W2140203004","https://openalex.org/W2144790921","https://openalex.org/W2146562590","https://openalex.org/W2154656381","https://openalex.org/W2163548393","https://openalex.org/W2166932875","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2015457513","https://openalex.org/W2300671402","https://openalex.org/W2533938775","https://openalex.org/W3082309838","https://openalex.org/W4313145068"],"abstract_inverted_index":{"This":[0,80],"paper":[1],"proposes":[2],"an":[3,36,147],"efficient":[4,37,261],"constant":[5,210,219,251],"multiplier":[6,97,125,252],"architecture":[7],"based":[8,250],"on":[9,61],"vertical-horizontal":[10],"binary":[11,48,224],"common":[12,49],"sub-expression":[13,50],"elimination":[14,51],"(VHBCSE)":[15],"algorithm":[16,53,75,131,200,249,259],"for":[17,196,260],"designing":[18],"a":[19],"reconfigurable":[20,38,243,264],"finite":[21],"impulse":[22],"response":[23],"(FIR)":[24],"filter":[25,245,266],"whose":[26],"coefficients":[27,60],"can":[28],"dynamically":[29],"change":[30],"in":[31,135,149,182,191],"real":[32],"time.":[33],"To":[34],"design":[35],"FIR":[39,121,175,244,265],"filter,":[40,176],"according":[41],"to":[42,106,160],"the":[43,62,66,86,92,96,128,137,150,163,172,197,207,232,236,242,254,257],"proposed":[44,129,198,258],"VHBCSE":[45,130,199,248],"algorithm,":[46],"2-bit":[47,111,164],"(BCSE)":[52],"has":[54],"been":[55,202],"applied":[56],"vertically":[57],"across":[58],"adjacent":[59],"2-D":[63],"space":[64],"of":[65,84,89,95,108,120,162,174,178,206,234,241,256],"coefficient":[67],"matrix":[68],"initially,":[69],"followed":[70],"by":[71,100,141,155,231],"applying":[72],"variable-bit":[73],"BCSE":[74,114,167],"horizontally":[76],"within":[77],"each":[78],"coefficient.":[79],"technique":[81],"is":[82,132],"capable":[83],"reducing":[85,136],"average":[87,138],"probability":[88],"use":[90],"or":[91],"switching":[93],"activity":[94],"block":[98],"adders":[99],"6.2%":[101],"and":[102,112,143,157,165,180,187,189,222,238],"19.6%":[103],"as":[104],"compared":[105,159],"that":[107,127],"two":[109],"existing":[110],"3-bit":[113,166],"algorithms":[115,168],"respectively.":[116,169,228],"ASIC":[117,239],"implementation":[118,173],"results":[119,233],"filters":[122],"using":[123,247],"this":[124],"show":[126],"also":[133],"successful":[134],"power":[139,152,192],"consumption":[140],"32%":[142],"52%":[144],"along":[145],"with":[146],"improvement":[148],"area":[151,183],"product":[153,185,194],"(APP)":[154],"25%":[156],"66%":[158],"those":[161,205],"As":[170],"regards":[171],"improvements":[177],"13%":[179],"28%":[181],"delay":[184,193],"(ADP)":[186],"76.1%":[188],"77.8%":[190],"(PDP)":[195],"have":[201],"achieved":[203],"over":[204],"earlier":[208],"multiple":[209,218],"multiplication":[211],"(MCM)":[212],"algorithms,":[213],"viz.":[214],"faithfully":[215],"rounded":[216],"truncated":[217],"multiplication/accumulation":[220],"(MCMAT)":[221],"multi-root":[223],"partition":[225],"graph":[226],"(MBPG)":[227],"Efficiency":[229],"shown":[230],"comparing":[235],"FPGA":[237],"implementations":[240],"designed":[246],"establishes":[253],"suitability":[255],"fixed":[262],"point":[263],"synthesis.":[267]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}