{"id":"https://openalex.org/W1969390180","doi":"https://doi.org/10.1109/tcsi.2014.2366811","title":"Variations in Nanometer CMOS Flip-Flops: Part I\u2014Impact of Process Variations on Timing","display_name":"Variations in Nanometer CMOS Flip-Flops: Part I\u2014Impact of Process Variations on Timing","publication_year":2015,"publication_date":"2015-01-13","ids":{"openalex":"https://openalex.org/W1969390180","doi":"https://doi.org/10.1109/tcsi.2014.2366811","mag":"1969390180"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2366811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2366811","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["ECE, National University of Singapore, Singapore","[ECE, National University of Singapore, Singapore]"],"affiliations":[{"raw_affiliation_string":"ECE, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[ECE, National University of Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052270052","display_name":"Elio Consoli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Elio Consoli","raw_affiliation_strings":["Maxim Integrated Products, Catania, Italy","[Maxim Integrated Products, Catania, Italy]"],"affiliations":[{"raw_affiliation_string":"Maxim Integrated Products, Catania, Italy","institution_ids":[]},{"raw_affiliation_string":"[Maxim Integrated Products, Catania, Italy]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["DIEEI, Universit\u00e0 di Catania, Catania, Italy","[DIEEI, Universit\u00e0 di Catania, Catania, Italy]"],"affiliations":[{"raw_affiliation_string":"DIEEI, Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"[DIEEI, Universit\u00e0 di Catania, Catania, Italy]","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052037141"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":4.7976,"has_fulltext":false,"cited_by_count":98,"citation_normalized_percentile":{"value":0.95278332,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"62","issue":"8","first_page":"2035","last_page":"2043"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9459999799728394,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9459999799728394,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.012400000356137753,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.010499999858438969,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7541296482086182},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6599904894828796},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6226789355278015},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.6202899217605591},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6011966466903687},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5920989513397217},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5549057722091675},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5387760996818542},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4777069091796875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45978525280952454},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4379903972148895},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3558238744735718},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.34284350275993347},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2864800691604614},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2635570168495178},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22174015641212463},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14062091708183289},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1397733986377716},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08477449417114258}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7541296482086182},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6599904894828796},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6226789355278015},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.6202899217605591},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6011966466903687},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5920989513397217},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5549057722091675},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5387760996818542},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4777069091796875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45978525280952454},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4379903972148895},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3558238744735718},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.34284350275993347},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2864800691604614},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2635570168495178},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22174015641212463},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14062091708183289},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1397733986377716},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08477449417114258},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2014.2366811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2366811","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/1134471","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/1134471","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":68,"referenced_works":["https://openalex.org/W89584938","https://openalex.org/W1484135661","https://openalex.org/W1488567546","https://openalex.org/W1527137186","https://openalex.org/W1594033353","https://openalex.org/W1596644655","https://openalex.org/W1748390083","https://openalex.org/W1776668917","https://openalex.org/W1826155151","https://openalex.org/W1966288395","https://openalex.org/W1966439637","https://openalex.org/W1967073752","https://openalex.org/W1971423421","https://openalex.org/W1984031131","https://openalex.org/W1986907977","https://openalex.org/W1999599395","https://openalex.org/W2019017236","https://openalex.org/W2042037542","https://openalex.org/W2044076290","https://openalex.org/W2056378213","https://openalex.org/W2085458736","https://openalex.org/W2088115909","https://openalex.org/W2093225771","https://openalex.org/W2107495642","https://openalex.org/W2109195618","https://openalex.org/W2112096506","https://openalex.org/W2113458531","https://openalex.org/W2113735631","https://openalex.org/W2114432840","https://openalex.org/W2117475675","https://openalex.org/W2124460294","https://openalex.org/W2125117969","https://openalex.org/W2127639550","https://openalex.org/W2131239505","https://openalex.org/W2138724413","https://openalex.org/W2141881829","https://openalex.org/W2142655944","https://openalex.org/W2145224695","https://openalex.org/W2145876393","https://openalex.org/W2148984056","https://openalex.org/W2149778532","https://openalex.org/W2150547314","https://openalex.org/W2151092072","https://openalex.org/W2151254061","https://openalex.org/W2164002677","https://openalex.org/W2169065640","https://openalex.org/W2169286256","https://openalex.org/W2488909055","https://openalex.org/W2541406128","https://openalex.org/W2788994943","https://openalex.org/W2795823910","https://openalex.org/W3089937351","https://openalex.org/W4229627167","https://openalex.org/W4231252248","https://openalex.org/W4237249613","https://openalex.org/W4243899494","https://openalex.org/W6628733527","https://openalex.org/W6635798368","https://openalex.org/W6637950406","https://openalex.org/W6638000668","https://openalex.org/W6643113799","https://openalex.org/W6646552728","https://openalex.org/W6676024257","https://openalex.org/W6681475482","https://openalex.org/W6684940333","https://openalex.org/W6728581424","https://openalex.org/W6819126557","https://openalex.org/W7036801172"],"related_works":["https://openalex.org/W2154194029","https://openalex.org/W2255043861","https://openalex.org/W1483131976","https://openalex.org/W2607848558","https://openalex.org/W2113458531","https://openalex.org/W2791796845","https://openalex.org/W4236551604","https://openalex.org/W3008158728","https://openalex.org/W1984445004","https://openalex.org/W1969390180"],"abstract_inverted_index":{"In":[0,128],"this":[1,130],"paper,":[2],"split":[3],"into":[4],"Part":[5,131],"I":[6,132],"and":[7,61,66,94,126,140],"II,":[8],"the":[9,43,52,77,91,106,113,134,136,142],"impact":[10,69,143],"of":[11,25,34,54,70,90,99,112,117,124,144],"variations":[12,35,53,100,116,146],"on":[13,147],"single-edge":[14],"triggered":[15],"flip-flops":[16],"(FFs)":[17],"is":[18,73],"comparatively":[19],"evaluated":[20,65],"across":[21,120],"a":[22,109,121],"wide":[23,122],"range":[24,123],"state-of-the-art":[26],"topologies.":[27],"The":[28,68,81],"analysis":[29,107],"explicitly":[30,74],"considers":[31],"fundamental":[32],"sources":[33],"such":[36],"as":[37,40,42],"process/voltage/temperature":[38],"(PVT),":[39],"well":[41],"clock":[44],"network":[45],"(clock":[46],"slope":[47],"variations).":[48],"For":[49],"each":[50],"topology,":[51],"performance,":[55],"robustness":[56],"against":[57],"hold":[58],"violations,":[59],"energy":[60],"leakage":[62],"are":[63],"statistically":[64],"compared.":[67],"layout":[71],"parasitics":[72],"included":[75],"in":[76],"circuit":[78,103],"design":[79],"loop.":[80],"presented":[82],"results":[83],"provide":[84],"well-defined":[85],"guidelines":[86],"for":[87,96],"variation-aware":[88],"selection":[89],"flip-flop":[92,138,148],"topologies,":[93],"estimates":[95],"early":[97],"budgeting":[98],"before":[101],"detailed":[102],"design.":[104],"Also,":[105],"enables":[108],"deeper":[110],"understanding":[111],"sensitivity":[114],"to":[115],"existing":[118],"topologies":[119,139],"sizes":[125],"loads.":[127],"particular,":[129],"introduces":[133],"methodology,":[135],"targeted":[137],"investigates":[141],"process":[145],"timing.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":15},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":2}],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2016-06-24T00:00:00"}