{"id":"https://openalex.org/W1985151781","doi":"https://doi.org/10.1109/tcsi.2014.2364101","title":"Analysis and Characterization of Variability in Subthreshold Source-Coupled Logic Circuits","display_name":"Analysis and Characterization of Variability in Subthreshold Source-Coupled Logic Circuits","publication_year":2014,"publication_date":"2014-11-12","ids":{"openalex":"https://openalex.org/W1985151781","doi":"https://doi.org/10.1109/tcsi.2014.2364101","mag":"1985151781"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2364101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2364101","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/201920","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011163426","display_name":"Mahsa Shoaran","orcid":"https://orcid.org/0000-0002-6426-4799"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Mahsa Shoaran","raw_affiliation_strings":["Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland","Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052867620","display_name":"Armin Tajalli","orcid":"https://orcid.org/0000-0002-0222-3561"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Armin Tajalli","raw_affiliation_strings":["Kandou Bus, Lasuanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Kandou Bus, Lasuanne, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["ECE Department, National University of Singapore","ECE Department of National University of Singapore"],"affiliations":[{"raw_affiliation_string":"ECE Department, National University of Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"ECE Department of National University of Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079305372","display_name":"Alexandre Schmid","orcid":"https://orcid.org/0000-0002-6730-0193"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alexandre Schmid","raw_affiliation_strings":["Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland","Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland","Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5011163426"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":1.0641,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.79740638,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"62","issue":"2","first_page":"458","last_page":"467"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6790028810501099},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6062664985656738},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5693277716636658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5538972020149231},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5501781105995178},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5284977555274963},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48991483449935913},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4867003262042999},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.47022175788879395},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4388734996318817},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3650120496749878},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.35746392607688904},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.285674512386322},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23607978224754333},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.21744397282600403},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21339622139930725},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09057790040969849}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6790028810501099},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6062664985656738},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5693277716636658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5538972020149231},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5501781105995178},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5284977555274963},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48991483449935913},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4867003262042999},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.47022175788879395},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4388734996318817},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3650120496749878},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.35746392607688904},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.285674512386322},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23607978224754333},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.21744397282600403},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21339622139930725},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09057790040969849},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2014.2364101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2364101","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/123471","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/123471","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},{"id":"pmh:oai:infoscience.epfl.ch:201920","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201920","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:201920","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201920","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W160671272","https://openalex.org/W193979539","https://openalex.org/W206982311","https://openalex.org/W275470402","https://openalex.org/W1494239049","https://openalex.org/W1548813579","https://openalex.org/W1566902365","https://openalex.org/W1606130300","https://openalex.org/W1974982221","https://openalex.org/W2003249161","https://openalex.org/W2030822983","https://openalex.org/W2041069167","https://openalex.org/W2075966063","https://openalex.org/W2076528485","https://openalex.org/W2095816496","https://openalex.org/W2099144852","https://openalex.org/W2108324407","https://openalex.org/W2114774805","https://openalex.org/W2125669810","https://openalex.org/W2138724413","https://openalex.org/W2139078514","https://openalex.org/W2140281076","https://openalex.org/W2159448561","https://openalex.org/W2166936511","https://openalex.org/W2171305391","https://openalex.org/W2246912419","https://openalex.org/W2498970880","https://openalex.org/W2533460522","https://openalex.org/W4205649155","https://openalex.org/W4242543213","https://openalex.org/W4246830294","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2152583886","https://openalex.org/W2075642405","https://openalex.org/W2808730134","https://openalex.org/W4239145761","https://openalex.org/W2111372718","https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W3080559572","https://openalex.org/W2544418033","https://openalex.org/W2067581760"],"abstract_inverted_index":{"This":[0],"article":[1],"explores":[2],"the":[3,10,33,57,69,85,100,116,128],"effect":[4,86],"of":[5,12,36,71,87,103,130,143],"device":[6,43,88,91],"parameter":[7],"variations":[8,41,65,126],"on":[9],"performance":[11],"subthreshold":[13],"source-coupled":[14],"logic":[15],"(STSCL)":[16],"circuits.":[17,38],"A":[18,140],"test":[19],"chip":[20],"has":[21],"been":[22,46,112,134],"fabricated":[23],"in":[24,48,99,127,146],"a":[25],"standard":[26],"CMOS":[27],"90":[28],"nm":[29],"technology":[30],"to":[31,68,82,114],"study":[32],"matching":[34],"properties":[35],"STSCL":[37,58,104,131],"Both":[39,120],"process":[40],"and":[42,123,136],"mismatch":[44,98],"have":[45,111,133],"included":[47],"this":[49],"study.":[50],"The":[51],"performed":[52],"analysis":[53,142],"shows":[54],"that":[55,110],"while":[56],"topology":[59],"is":[60,150],"very":[61],"robust":[62],"against":[63],"global":[64],"mainly":[66],"thanks":[67],"adoption":[70],"an":[72],"on-chip":[73],"bias":[74],"generator":[75],"circuit,":[76],"special":[77],"design":[78],"techniques":[79],"are":[80,106],"required":[81],"compensate":[83],"for":[84],"mismatch.":[89],"Proper":[90],"sizing":[92],"as":[93,95],"well":[94],"creating":[96],"intentional":[97],"biasing":[101],"condition":[102],"gates":[105,132],"two":[107],"effective":[108],"approaches":[109],"investigated":[113],"overcome":[115],"variation":[117],"related":[118],"issues.":[119],"die-to-die":[121],"(D2D)":[122],"within-die":[124],"(WID)":[125],"delay":[129],"characterized":[135],"validated":[137],"through":[138],"measurements.":[139],"comprehensive":[141],"timing":[144],"jitter":[145],"STSCL-based":[147],"ring":[148],"oscillators":[149],"also":[151],"presented.":[152]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}