{"id":"https://openalex.org/W1981591898","doi":"https://doi.org/10.1109/tcsi.2014.2363511","title":"Trigger-Wave Asynchronous Cellular Logic Array for Fast Binary Image Processing","display_name":"Trigger-Wave Asynchronous Cellular Logic Array for Fast Binary Image Processing","publication_year":2014,"publication_date":"2014-11-06","ids":{"openalex":"https://openalex.org/W1981591898","doi":"https://doi.org/10.1109/tcsi.2014.2363511","mag":"1981591898"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2363511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2363511","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008891938","display_name":"Przemyslaw Mroszczyk","orcid":"https://orcid.org/0000-0002-7586-1839"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Przemyslaw Mroszczyk","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057658631","display_name":"Piotr Dudek","orcid":"https://orcid.org/0000-0002-6511-6165"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Piotr Dudek","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008891938"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.36996174,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66408217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"62","issue":"2","first_page":"497","last_page":"506"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6968533396720886},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.633819580078125},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6168918609619141},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5907328724861145},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.5597888231277466},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.5313330888748169},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5151037573814392},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48654475808143616},{"id":"https://openalex.org/keywords/skeletonization","display_name":"Skeletonization","score":0.48600634932518005},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.4841616749763489},{"id":"https://openalex.org/keywords/binary-image","display_name":"Binary image","score":0.47088274359703064},{"id":"https://openalex.org/keywords/array-processing","display_name":"Array processing","score":0.4644615054130554},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4241047501564026},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4183390438556671},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3214242458343506},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3044767379760742},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2814270257949829},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24182531237602234},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.2271110713481903},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22061124444007874},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2140500843524933},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1343761682510376},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10822814702987671},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.10477963089942932},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08361640572547913}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6968533396720886},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.633819580078125},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6168918609619141},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5907328724861145},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5597888231277466},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.5313330888748169},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5151037573814392},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48654475808143616},{"id":"https://openalex.org/C23951316","wikidata":"https://www.wikidata.org/wiki/Q1984140","display_name":"Skeletonization","level":2,"score":0.48600634932518005},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.4841616749763489},{"id":"https://openalex.org/C193828747","wikidata":"https://www.wikidata.org/wiki/Q864118","display_name":"Binary image","level":4,"score":0.47088274359703064},{"id":"https://openalex.org/C2778545087","wikidata":"https://www.wikidata.org/wiki/Q4795883","display_name":"Array processing","level":4,"score":0.4644615054130554},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4241047501564026},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4183390438556671},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3214242458343506},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3044767379760742},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2814270257949829},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24182531237602234},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2271110713481903},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22061124444007874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2140500843524933},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1343761682510376},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10822814702987671},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.10477963089942932},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08361640572547913},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2014.2363511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2363511","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/7d3599d6-c2bb-47a1-844b-b0ece6f26ab4","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/7d3599d6-c2bb-47a1-844b-b0ece6f26ab4","pdf_url":null,"source":{"id":"https://openalex.org/S4306400216","display_name":"Research Portal (King's College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I183935753","host_organization_name":"King's College London","host_organization_lineage":["https://openalex.org/I183935753"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Mroszczyk, P & Dudek, P 2015, 'Trigger-Wave Asynchronous Cellular Logic Array for Fast Binary Image Processing', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 2, pp. 497-506. https://doi.org/10.1109/TCSI.2014.2363511","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/7d3599d6-c2bb-47a1-844b-b0ece6f26ab4","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/triggerwave-asynchronous-cellular-logic-array-for-fast-binary-image-processing(7d3599d6-c2bb-47a1-844b-b0ece6f26ab4).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400216","display_name":"Research Portal (King's College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I183935753","host_organization_name":"King's College London","host_organization_lineage":["https://openalex.org/I183935753"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mroszczyk, P & Dudek, P 2015, 'Trigger-Wave Asynchronous Cellular Logic Array for Fast Binary Image Processing', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 2, pp. 497-506. https://doi.org/10.1109/TCSI.2014.2363511","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1939363929","display_name":null,"funder_award_id":"EP/H017453/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G4289043805","display_name":null,"funder_award_id":"EP/H023623/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W606713757","https://openalex.org/W1496662715","https://openalex.org/W1541960437","https://openalex.org/W1564419782","https://openalex.org/W1584215926","https://openalex.org/W1979102775","https://openalex.org/W2006253087","https://openalex.org/W2009868131","https://openalex.org/W2029343309","https://openalex.org/W2076528485","https://openalex.org/W2097974840","https://openalex.org/W2104839467","https://openalex.org/W2114650652","https://openalex.org/W2117148079","https://openalex.org/W2117347589","https://openalex.org/W2117444827","https://openalex.org/W2118005470","https://openalex.org/W2130182651","https://openalex.org/W2139946453","https://openalex.org/W2147427587","https://openalex.org/W2149177607","https://openalex.org/W2155433679","https://openalex.org/W2156571376","https://openalex.org/W2158008371","https://openalex.org/W2165352122","https://openalex.org/W2170757311","https://openalex.org/W2172228568","https://openalex.org/W2734703214","https://openalex.org/W3159914786","https://openalex.org/W4247742782","https://openalex.org/W4285719527","https://openalex.org/W6677289950","https://openalex.org/W6794937971"],"related_works":["https://openalex.org/W1170160865","https://openalex.org/W2182282301","https://openalex.org/W10123810","https://openalex.org/W3107926521","https://openalex.org/W4294237215","https://openalex.org/W2142238361","https://openalex.org/W744642222","https://openalex.org/W2091556739","https://openalex.org/W1846799132","https://openalex.org/W2587100775"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,6,76,80,108,111],"design":[4],"and":[5,27,35,42,124],"VLSI":[7],"implementation":[8],"of":[9,58,79,83,110,120],"an":[10],"asynchronous":[11,100,116],"cellular":[12],"logic":[13,52],"array":[14,23,56,131],"for":[15,31],"fast":[16,77],"binary":[17,32,141],"image":[18,33,142],"processing.":[19],"The":[20,54,72,99,114],"proposed":[21,115],"processor":[22],"employs":[24],"trigger-wave":[25],"propagation":[26],"collision":[28],"detection":[29],"mechanisms":[30],"skeletonization,":[34],"Voronoi":[36],"tessellation.":[37],"Low":[38],"power,":[39],"low":[40],"area,":[41],"high":[43],"processing":[44,117,143],"speed":[45],"are":[46],"achieved":[47],"using":[48],"full":[49],"custom":[50],"dynamic":[51],"design.":[53],"prototype":[55],"consisting":[57],"64":[59],"\u00d7":[60],"96":[61],"cells":[62],"is":[63],"fabricated":[64],"in":[65,144,149],"a":[66,136],"standard":[67,145],"90":[68],"nm":[69],"CMOS":[70],"technology.":[71],"experimental":[73],"results":[74],"confirm":[75],"operation":[78,101],"array,":[81],"capable":[82],"extracting":[84],"up":[85],"to":[86],"2.78\u00d710":[87],"<sup":[88],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[89],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">6</sup>":[90],"skeletons":[91],"per":[92],"second,":[93],"consuming":[94],"less":[95],"than":[96],"1":[97],"nJ/skeleton.":[98],"enables":[102],"circular":[103],"wave":[104],"contours,":[105],"which":[106],"improves":[107],"quality":[109],"extracted":[112],"skeletons.":[113],"module":[118],"consists":[119],"24":[121],"MOS":[122],"transistors":[123],"occupies":[125],"5.5":[126],"\u03bcm\u00d77.4":[127],"\u03bcm":[128],"area.":[129],"Such":[130],"can":[132],"be":[133],"used":[134],"as":[135],"co-processing":[137],"unit":[138],"aiding":[139],"global":[140],"pixel-parallel":[146],"SIMD":[147],"architectures":[148],"vision":[150],"chips.":[151]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-02-07T08:09:18.108334","created_date":"2025-10-10T00:00:00"}