{"id":"https://openalex.org/W2034750069","doi":"https://doi.org/10.1109/tcsi.2014.2354752","title":"BIST Methodology, Architecture and Circuits for Pre-Bond TSV Testing in 3D Stacking IC Systems","display_name":"BIST Methodology, Architecture and Circuits for Pre-Bond TSV Testing in 3D Stacking IC Systems","publication_year":2014,"publication_date":"2014-10-08","ids":{"openalex":"https://openalex.org/W2034750069","doi":"https://doi.org/10.1109/tcsi.2014.2354752","mag":"2034750069"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2354752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2354752","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://eprints.uwe.ac.uk/30492/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100407104","display_name":"Chao Wang","orcid":"https://orcid.org/0000-0003-1309-3106"},"institutions":[{"id":"https://openalex.org/I2799413724","display_name":"Singapore Science Park","ror":"https://ror.org/0023asr12","country_code":"SG","type":"archive","lineage":["https://openalex.org/I2799413724"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chao Wang","raw_affiliation_strings":["Institute of Microelectronics, Singapore Science Park II, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Singapore Science Park II, Singapore","institution_ids":["https://openalex.org/I2799413724","https://openalex.org/I4210090209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115588375","display_name":"Jun Zhou","orcid":"https://orcid.org/0000-0002-0557-5503"},"institutions":[{"id":"https://openalex.org/I2799413724","display_name":"Singapore Science Park","ror":"https://ror.org/0023asr12","country_code":"SG","type":"archive","lineage":["https://openalex.org/I2799413724"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Jun Zhou","raw_affiliation_strings":["Institute of Microelectronics, Singapore Science Park II, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Singapore Science Park II, Singapore","institution_ids":["https://openalex.org/I2799413724","https://openalex.org/I4210090209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090054314","display_name":"Roshan Weerasekera","orcid":"https://orcid.org/0000-0002-6287-2731"},"institutions":[{"id":"https://openalex.org/I2799413724","display_name":"Singapore Science Park","ror":"https://ror.org/0023asr12","country_code":"SG","type":"archive","lineage":["https://openalex.org/I2799413724"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Roshan Weerasekera","raw_affiliation_strings":["Institute of Microelectronics, Singapore Science Park II, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Singapore Science Park II, Singapore","institution_ids":["https://openalex.org/I2799413724","https://openalex.org/I4210090209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103169577","display_name":"Bin Zhao","orcid":"https://orcid.org/0000-0001-7276-8375"},"institutions":[{"id":"https://openalex.org/I2799413724","display_name":"Singapore Science Park","ror":"https://ror.org/0023asr12","country_code":"SG","type":"archive","lineage":["https://openalex.org/I2799413724"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bin Zhao","raw_affiliation_strings":["Institute of Microelectronics, Singapore Science Park II, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Singapore Science Park II, Singapore","institution_ids":["https://openalex.org/I2799413724","https://openalex.org/I4210090209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100352316","display_name":"Xin Liu","orcid":"https://orcid.org/0000-0003-2427-4236"},"institutions":[{"id":"https://openalex.org/I2799413724","display_name":"Singapore Science Park","ror":"https://ror.org/0023asr12","country_code":"SG","type":"archive","lineage":["https://openalex.org/I2799413724"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Xin Liu","raw_affiliation_strings":["Institute of Microelectronics, Singapore Science Park II, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Singapore Science Park II, Singapore","institution_ids":["https://openalex.org/I2799413724","https://openalex.org/I4210090209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066235619","display_name":"Philippe Royannez","orcid":null},"institutions":[{"id":"https://openalex.org/I2799413724","display_name":"Singapore Science Park","ror":"https://ror.org/0023asr12","country_code":"SG","type":"archive","lineage":["https://openalex.org/I2799413724"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Philippe Royannez","raw_affiliation_strings":["Institute of Microelectronics, Singapore Science Park II, Singapore","Intel Corporation, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Singapore Science Park II, Singapore","institution_ids":["https://openalex.org/I2799413724","https://openalex.org/I4210090209"]},{"raw_affiliation_string":"Intel Corporation, Singapore","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023245534","display_name":"Minkyu Je","orcid":"https://orcid.org/0000-0003-4580-2771"},"institutions":[{"id":"https://openalex.org/I193352282","display_name":"Daegu Gyeongbuk Institute of Science and Technology","ror":"https://ror.org/03frjya69","country_code":"KR","type":"education","lineage":["https://openalex.org/I193352282"]},{"id":"https://openalex.org/I2799413724","display_name":"Singapore Science Park","ror":"https://ror.org/0023asr12","country_code":"SG","type":"archive","lineage":["https://openalex.org/I2799413724"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["KR","SG"],"is_corresponding":false,"raw_author_name":"Minkyu Je","raw_affiliation_strings":["Daegu Gyeongbuk Institute of Science & Technology (DGIST), Daegu, Korea","Institute of Microelectronics, Singapore Science Park II, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Daegu Gyeongbuk Institute of Science & Technology (DGIST), Daegu, Korea","institution_ids":["https://openalex.org/I193352282"]},{"raw_affiliation_string":"Institute of Microelectronics, Singapore Science Park II, Singapore","institution_ids":["https://openalex.org/I2799413724","https://openalex.org/I4210090209"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7682,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.91291069,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"62","issue":"1","first_page":"139","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5675061941146851},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5543369054794312},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.534995436668396},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5331337451934814},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5096895694732666},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.508539080619812},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4901159703731537},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.46337974071502686},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.4356517791748047},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42305389046669006},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3977757394313812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3802165389060974},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35953038930892944},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2573407292366028},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0896589457988739}],"concepts":[{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5675061941146851},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5543369054794312},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.534995436668396},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5331337451934814},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5096895694732666},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.508539080619812},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4901159703731537},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.46337974071502686},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.4356517791748047},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42305389046669006},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3977757394313812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3802165389060974},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35953038930892944},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2573407292366028},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0896589457988739},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/tcsi.2014.2354752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2354752","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:eprints.uwe.ac.uk:30492","is_oa":true,"landing_page_url":"http://eprints.uwe.ac.uk/30492/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401464","display_name":"UWE Research Repository (UWE Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I178535277","host_organization_name":"University of the West of England","host_organization_lineage":["https://openalex.org/I178535277"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/077fc9c8-84af-4458-a688-b313d9bbc52e","is_oa":false,"landing_page_url":"https://hdl.handle.net/1983/077fc9c8-84af-4458-a688-b313d9bbc52e","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Wang, C, Zhou, J, Weerasekera, R, Zhao, B, Liu, X, Royannez, P & Je, M 2015, 'BIST Methodology, Architecture and Circuits for Pre-Bond TSV Testing in 3D Stacking IC Systems', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 1, pp. 139-148. https://doi.org/10.1109/TCSI.2014.2354752","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/077fc9c8-84af-4458-a688-b313d9bbc52e","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/077fc9c8-84af-4458-a688-b313d9bbc52e","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Wang, C, Zhou, J, Weerasekera, R, Zhao, B, Liu, X, Royannez, P & Je, M 2015, 'BIST Methodology, Architecture and Circuits for Pre-Bond TSV Testing in 3D Stacking IC Systems', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 1, pp. 139-148. https://doi.org/10.1109/TCSI.2014.2354752","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:eprints.uwe.ac.uk:30492","is_oa":true,"landing_page_url":"http://eprints.uwe.ac.uk/30492/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401464","display_name":"UWE Research Repository (UWE Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I178535277","host_organization_name":"University of the West of England","host_organization_lineage":["https://openalex.org/I178535277"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1963499756","https://openalex.org/W1963973577","https://openalex.org/W1977891801","https://openalex.org/W1998547487","https://openalex.org/W2013679798","https://openalex.org/W2022392302","https://openalex.org/W2069756028","https://openalex.org/W2070204761","https://openalex.org/W2100597370","https://openalex.org/W2105331022","https://openalex.org/W2113884746","https://openalex.org/W2137893918","https://openalex.org/W2143502515","https://openalex.org/W2158323053","https://openalex.org/W4205976331","https://openalex.org/W4243369421","https://openalex.org/W4250657101","https://openalex.org/W6640956466","https://openalex.org/W6676246538"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W2021253405","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W1986228509","https://openalex.org/W2543176856","https://openalex.org/W2154529098","https://openalex.org/W2109319621","https://openalex.org/W776711554"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,94,115,133,163],"built-in":[4],"self":[5],"test":[6,33,50,65,75,98,116,136,167],"(BIST)":[7],"methodology,":[8,184],"architecture":[9,40,149],"and":[10,30,52,67,78,82,150,160,171,186],"circuits":[11,68],"for":[12],"testing":[13,48,131,144],"Through":[14],"Silicon":[15],"Vias":[16],"(TSVs)":[17],"in":[18,24,49,57],"3D-IC":[19,28],"systems":[20],"prior":[21],"to":[22,26,43,71,103,111,114,141,176],"stacking":[23],"order":[25],"improve":[27],"yield":[29],"reduce":[31],"overall":[32],"cost.":[34],"A":[35],"scan":[36,47],"switch":[37],"network":[38],"(SSN)":[39],"is":[41,100,139],"proposed":[42,70,102,125,147,182],"perform":[44,79],"pre-bond":[45,73,129,165],"TSV":[46,74,83,97,112,130,166],"mode,":[51,59],"operate":[53],"as":[54],"functional":[55,58],"circuit":[56],"respectively.":[60],"In":[61],"the":[62,87,105,124,178,181],"SSN,":[63],"novel":[64,95],"structures":[66],"are":[69,174],"address":[72],"accessibility":[76],"issue":[77],"stuck-at-fault":[80],"tests":[81],"tests.":[84],"By":[85],"exploiting":[86],"inherent":[88],"RC":[89],"delay":[90,118],"characteristics":[91],"of":[92,107,180],"TSV,":[93],"delay-based":[96],"method":[99,151],"also":[101],"map":[104],"variation":[106],"TSV-to-substrate":[108],"resistance":[109],"due":[110],"defects":[113],"path":[117],"change.":[119],"Compared":[120],"with":[121,132],"state-of-art":[122],"methods,":[123],"BIST":[126,148],"methodology":[127],"addresses":[128],"low-overhead":[134],"integrated":[135,161],"solution":[137],"which":[138],"compatible":[140],"existing":[142],"2D-IC":[143],"method.":[145],"The":[146],"can":[152],"be":[153],"implemented":[154],"by":[155],"standard":[156],"DFT":[157],"design":[158],"flow":[159],"into":[162],"unified":[164],"flow.":[168],"Experiment":[169],"results":[170],"robustness":[172],"analysis":[173],"presented":[175],"verify":[177],"effectiveness":[179],"self-test":[183],"architecture,":[185],"circuits.":[187]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}