{"id":"https://openalex.org/W2050127689","doi":"https://doi.org/10.1109/tcsi.2014.2345502","title":"Architecture of a Fully Pipelined Real-Time Cellular Neural Network Emulator","display_name":"Architecture of a Fully Pipelined Real-Time Cellular Neural Network Emulator","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2050127689","doi":"https://doi.org/10.1109/tcsi.2014.2345502","mag":"2050127689"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2345502","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2345502","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11729/584","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034039863","display_name":"Nerhun Y\u0131ld\u0131z","orcid":"https://orcid.org/0000-0003-3988-0941"},"institutions":[{"id":"https://openalex.org/I4101805","display_name":"Y\u0131ld\u0131z Technical University","ror":"https://ror.org/0547yzj13","country_code":"TR","type":"education","lineage":["https://openalex.org/I4101805"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Nerhun Yildiz","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey","[Department of Electronics and Communications Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey","institution_ids":["https://openalex.org/I4101805"]},{"raw_affiliation_string":"[Department of Electronics and Communications Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey]","institution_ids":["https://openalex.org/I4101805"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068314299","display_name":"Evren Cesur","orcid":null},"institutions":[{"id":"https://openalex.org/I4101805","display_name":"Y\u0131ld\u0131z Technical University","ror":"https://ror.org/0547yzj13","country_code":"TR","type":"education","lineage":["https://openalex.org/I4101805"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Evren Cesur","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey","Dept. of Electron. & Commun. Eng., Yildiz Tech. Univ., Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey","institution_ids":["https://openalex.org/I4101805"]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Yildiz Tech. Univ., Istanbul, Turkey","institution_ids":["https://openalex.org/I4101805"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058558490","display_name":"Kamer Kayaer","orcid":null},"institutions":[{"id":"https://openalex.org/I198068145","display_name":"Scientific and Technological Research Council of Turkey","ror":"https://ror.org/04w9kkr77","country_code":"TR","type":"government","lineage":["https://openalex.org/I198068145"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Kamer Kayaer","raw_affiliation_strings":["Scientific and Technological Research Council of Turkey, Gebze, Kocaeli, Turkey"],"affiliations":[{"raw_affiliation_string":"Scientific and Technological Research Council of Turkey, Gebze, Kocaeli, Turkey","institution_ids":["https://openalex.org/I198068145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054083929","display_name":"V. Tav\u015fanoglu","orcid":"https://orcid.org/0000-0001-8590-1518"},"institutions":[{"id":"https://openalex.org/I167234411","display_name":"I\u015f\u0131k University","ror":"https://ror.org/02j8k6t75","country_code":"TR","type":"education","lineage":["https://openalex.org/I167234411"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Vedat Tavsanoglu","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Isik University, Maslak, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Isik University, Maslak, Istanbul, Turkey","institution_ids":["https://openalex.org/I167234411"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051902724","display_name":"Murathan Alpay","orcid":null},"institutions":[{"id":"https://openalex.org/I4101805","display_name":"Y\u0131ld\u0131z Technical University","ror":"https://ror.org/0547yzj13","country_code":"TR","type":"education","lineage":["https://openalex.org/I4101805"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Murathan Alpay","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey","Dept. of Electron. & Commun. Eng., Yildiz Tech. Univ., Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey","institution_ids":["https://openalex.org/I4101805"]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Yildiz Tech. Univ., Istanbul, Turkey","institution_ids":["https://openalex.org/I4101805"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034039863"],"corresponding_institution_ids":["https://openalex.org/I4101805"],"apc_list":null,"apc_paid":null,"fwci":6.5514,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.96901639,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"62","issue":"1","first_page":"130","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8425705432891846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7874838709831238},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.7743271589279175},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7664855718612671},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6317123174667358},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5376016497612},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5073038935661316},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5032855868339539},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4963451027870178},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47235095500946045},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.43886247277259827},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.41612058877944946},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32900696992874146},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13853290677070618},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13137248158454895},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09565335512161255}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8425705432891846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7874838709831238},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.7743271589279175},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7664855718612671},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6317123174667358},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5376016497612},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5073038935661316},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5032855868339539},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4963451027870178},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47235095500946045},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.43886247277259827},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.41612058877944946},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32900696992874146},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13853290677070618},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13137248158454895},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09565335512161255},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2014.2345502","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2345502","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:acikerisim.isikun.edu.tr:11729/584","is_oa":true,"landing_page_url":"https://hdl.handle.net/11729/584","pdf_url":null,"source":{"id":"https://openalex.org/S4306401174","display_name":"Akademik A\u00e7\u0131k Eri\u015fim (I\u015f\u0131k \u00dcniversitesi)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I167234411","host_organization_name":"I\u015f\u0131k University","host_organization_lineage":["https://openalex.org/I167234411"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:localhost:11729/584","is_oa":true,"landing_page_url":"http://hdl.handle.net/11729/584","pdf_url":null,"source":{"id":"https://openalex.org/S4306401174","display_name":"Akademik A\u00e7\u0131k Eri\u015fim (I\u015f\u0131k \u00dcniversitesi)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I167234411","host_organization_name":"I\u015f\u0131k University","host_organization_lineage":["https://openalex.org/I167234411"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions On Circuits And Systems I-regular Papers","raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:acikerisim.isikun.edu.tr:11729/584","is_oa":true,"landing_page_url":"https://hdl.handle.net/11729/584","pdf_url":null,"source":{"id":"https://openalex.org/S4306401174","display_name":"Akademik A\u00e7\u0131k Eri\u015fim (I\u015f\u0131k \u00dcniversitesi)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I167234411","host_organization_name":"I\u015f\u0131k University","host_organization_lineage":["https://openalex.org/I167234411"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W125094164","https://openalex.org/W1570173134","https://openalex.org/W1994705072","https://openalex.org/W2011721853","https://openalex.org/W2027748098","https://openalex.org/W2067559816","https://openalex.org/W2097834053","https://openalex.org/W2107025852","https://openalex.org/W2120283686","https://openalex.org/W2131780095","https://openalex.org/W2160121923","https://openalex.org/W2292208776"],"related_works":["https://openalex.org/W2187189666","https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3208151864","https://openalex.org/W1564576805","https://openalex.org/W4254372399","https://openalex.org/W1974740638","https://openalex.org/W2050127689","https://openalex.org/W2523825820","https://openalex.org/W2100019373"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"architecture":[3,23,75],"of":[4,30,73],"a":[5,25],"Real-Time":[6],"Cellular":[7],"Neural":[8],"Network":[9],"(CNN)":[10],"Processor":[11],"(RTCNNP-v2)":[12],"is":[13,51],"given":[14],"and":[15,56,65,94],"the":[16,74,88],"implementation":[17],"results":[18],"are":[19,76],"discussed.":[20],"The":[21],"proposed":[22],"has":[24],"fully":[26],"pipelined":[27],"structure,":[28],"capable":[29],"processing":[31],"full-HD":[32],"1080p@60":[33],"(1920":[34],"\u00d7":[35],"1080":[36],"resolution":[37],"at":[38],"60":[39],"Hz":[40],"frame":[41],"rate,":[42],"124.4":[43],"MHz":[44],"visible":[45],"pixel":[46],"rate)":[47],"video":[48],"streams,":[49],"which":[50,86],"implemented":[52],"on":[53],"both":[54],"high-end":[55],"low-cost":[57],"FPGA":[58],"devices,":[59],"Altera":[60],"Stratix":[61],"IV":[62],"GX":[63],"230,":[64],"Cyclone":[66],"III":[67],"C":[68],"25,":[69],"respectively.":[70],"Many":[71],"features":[72],"designed":[77],"to":[78],"be":[79],"either":[80],"pre-synthesis":[81],"configurable":[82],"or":[83],"runtime":[84],"programmable,":[85],"makes":[87],"processor":[89],"extremely":[90],"flexible,":[91],"reusable,":[92],"scalable,":[93],"practical.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}