{"id":"https://openalex.org/W2076928958","doi":"https://doi.org/10.1109/tcsi.2014.2335391","title":"A Low-Power Low-Complexity Multi-Standard Digital Receiver for Joint Clock Recovery and Carrier Frequency Offset Calibration","display_name":"A Low-Power Low-Complexity Multi-Standard Digital Receiver for Joint Clock Recovery and Carrier Frequency Offset Calibration","publication_year":2014,"publication_date":"2014-09-08","ids":{"openalex":"https://openalex.org/W2076928958","doi":"https://doi.org/10.1109/tcsi.2014.2335391","mag":"2076928958"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2335391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2335391","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100449286","display_name":"Ye Zhang","orcid":"https://orcid.org/0000-0001-7783-6584"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Ye Zhang","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100897790","display_name":"Jan Henning Mueller","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Henning Mueller","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036105764","display_name":"Bastian Mohr","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bastian Mohr","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100449286"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.8495,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78103577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"61","issue":"12","first_page":"3478","last_page":"3486"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carrier-frequency-offset","display_name":"Carrier frequency offset","score":0.721236526966095},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.6469271183013916},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6040139198303223},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5750201344490051},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5575013756752014},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.515335738658905},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5144529342651367},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5104300379753113},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5048964619636536},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.4863496422767639},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.4796162545681},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4309156537055969},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35706210136413574},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24686923623085022},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.21615886688232422},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.20910656452178955},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20478010177612305},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1973080337047577}],"concepts":[{"id":"https://openalex.org/C2776108382","wikidata":"https://www.wikidata.org/wiki/Q25111451","display_name":"Carrier frequency offset","level":5,"score":0.721236526966095},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.6469271183013916},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6040139198303223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5750201344490051},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5575013756752014},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.515335738658905},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5144529342651367},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5104300379753113},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5048964619636536},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.4863496422767639},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.4796162545681},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4309156537055969},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35706210136413574},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24686923623085022},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.21615886688232422},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.20910656452178955},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20478010177612305},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1973080337047577},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2014.2335391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2335391","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:publications.rwth-aachen.de:464806","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/search?p=id:%22RWTH-2015-01547%22","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE transactions on circuits and systems / 1 61(12), 3478-3486 (2014). doi:10.1109/TCSI.2014.2335391","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W83839397","https://openalex.org/W1876018024","https://openalex.org/W1980963132","https://openalex.org/W2000788024","https://openalex.org/W2004197248","https://openalex.org/W2009507517","https://openalex.org/W2020836400","https://openalex.org/W2045005203","https://openalex.org/W2099921200","https://openalex.org/W2100929104","https://openalex.org/W2101874041","https://openalex.org/W2103104398","https://openalex.org/W2107889835","https://openalex.org/W2114395447","https://openalex.org/W2114811723","https://openalex.org/W2124879029","https://openalex.org/W2125796841","https://openalex.org/W2130799788","https://openalex.org/W2150369094","https://openalex.org/W2157070755","https://openalex.org/W2161388663","https://openalex.org/W2210981157","https://openalex.org/W6645607745","https://openalex.org/W6655723733","https://openalex.org/W6678550335","https://openalex.org/W6681986353"],"related_works":["https://openalex.org/W2166555237","https://openalex.org/W2161572852","https://openalex.org/W2622028395","https://openalex.org/W4386197759","https://openalex.org/W2389258116","https://openalex.org/W2393010087","https://openalex.org/W2015962950","https://openalex.org/W3035420365","https://openalex.org/W3027303490","https://openalex.org/W2246724580"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,92],"novel":[4],"multi-standard":[5],"digital":[6,55,62],"low-IF":[7],"receiver,":[8],"which":[9],"provides":[10],"low-power":[11],"low-complexity,":[12],"flexible":[13,96],"and":[14,28,46,97],"robust":[15],"performance":[16],"for":[17],"short":[18],"distance":[19],"communication":[20],"applications.":[21,100],"Over":[22],"the":[23,31,38,47,83,88],"various":[24],"incoming":[25],"data":[26],"rates":[27],"carrier":[29,48],"frequencies,":[30],"corresponding":[32],"symbol":[33],"timing":[34],"is":[35,51,64],"recovered":[36],"by":[37,53],"\u03a3\u0394":[39],"modulated":[40],"frequency":[41,49],"divider":[42],"from":[43],"fractional-N":[44],"synthesizer,":[45],"offset":[50],"calibrated":[52],"direct":[54],"synthesizer":[56],"generated":[57],"intermediate":[58],"frequency.":[59],"The":[60],"proposed":[61],"receiver":[63],"fully":[65],"integrated":[66],"with":[67,79],"130":[68],"nm":[69],"CMOS":[70],"technology,":[71],"occupying":[72],"0.83":[73],"mm":[74],"<sup":[75],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[76],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[77],"area":[78],"4.5":[80],"mW.":[81],"Through":[82],"verification":[84],"in":[85,95],"an":[86],"FPGA,":[87],"measurement":[89],"results":[90],"show":[91],"great":[93],"potential":[94],"cost":[98],"oriented":[99]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}