{"id":"https://openalex.org/W2150528147","doi":"https://doi.org/10.1109/tcsi.2014.2334891","title":"Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design","display_name":"Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design","publication_year":2014,"publication_date":"2014-07-16","ids":{"openalex":"https://openalex.org/W2150528147","doi":"https://doi.org/10.1109/tcsi.2014.2334891","mag":"2150528147"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2334891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2334891","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/201890","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000877629","display_name":"Ibrahim Kazi","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Ibrahim Kazi","raw_affiliation_strings":["EPFL, Integrated Systems Laboratory (LSI), Lausanne, VD, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Integrated Systems Laboratory (LSI), Lausanne, VD, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026324911","display_name":"Pascal Meinerzhagen","orcid":"https://orcid.org/0000-0002-5444-5772"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Pascal Meinerzhagen","raw_affiliation_strings":["EPFL, Telecommunications Circuits Laboratory (TCL), Lausanne, VD, Switzerland","Intel Corporation, Intel Labs"],"affiliations":[{"raw_affiliation_string":"EPFL, Telecommunications Circuits Laboratory (TCL), Lausanne, VD, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Intel Corporation, Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["EPFL, Integrated Systems Laboratory (LSI), Lausanne, VD, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Integrated Systems Laboratory (LSI), Lausanne, VD, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055710356","display_name":"Davide Sacchetto","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Davide Sacchetto","raw_affiliation_strings":["EPFL, Microelectronic Systems Laboratory (LSM), Lausanne, VD, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Microelectronic Systems Laboratory (LSM), Lausanne, VD, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["EPFL, Microelectronic Systems Laboratory (LSM), Lausanne, VD, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Microelectronic Systems Laboratory (LSM), Lausanne, VD, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["EPFL, Telecommunications Circuits Laboratory (TCL), Lausanne, VD, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Telecommunications Circuits Laboratory (TCL), Lausanne, VD, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["EPFL, Integrated Systems Laboratory (LSI), Lausanne, VD, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Integrated Systems Laboratory (LSI), Lausanne, VD, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5000877629"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":4.4708,"has_fulltext":false,"cited_by_count":73,"citation_normalized_percentile":{"value":0.95218564,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"61","issue":"11","first_page":"3155","last_page":"3164"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6981618404388428},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6441636681556702},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5076159238815308},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4893917143344879},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.45957374572753906},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.43682873249053955},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4265725910663605},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4136432409286499},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3919772207736969},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3455330431461334},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21382364630699158}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6981618404388428},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6441636681556702},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5076159238815308},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4893917143344879},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.45957374572753906},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.43682873249053955},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4265725910663605},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4136432409286499},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3919772207736969},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3455330431461334},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21382364630699158},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2014.2334891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2334891","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:201890","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201890","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:201890","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201890","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1000572307","display_name":"Circuits and Systems for Next Generation Wireless Communication","funder_award_id":"119057","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G1411737426","display_name":"Design and Technology for Resistive RAM-based Reconfigurable Circuits","funder_award_id":"146600","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G3254445514","display_name":null,"funder_award_id":"ERC-2009-AdG","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G5256785375","display_name":null,"funder_award_id":"200021-","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G6187700389","display_name":null,"funder_award_id":"PP002-119057","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G6748573657","display_name":null,"funder_award_id":"200021-146600","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G993971353","display_name":null,"funder_award_id":"200021","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1549725729","https://openalex.org/W1983721954","https://openalex.org/W1989553723","https://openalex.org/W2004101150","https://openalex.org/W2006798699","https://openalex.org/W2021423215","https://openalex.org/W2021797032","https://openalex.org/W2023605844","https://openalex.org/W2036875932","https://openalex.org/W2060458494","https://openalex.org/W2074429207","https://openalex.org/W2086479490","https://openalex.org/W2087011975","https://openalex.org/W2098931949","https://openalex.org/W2100597117","https://openalex.org/W2112181056","https://openalex.org/W2116766520","https://openalex.org/W2119098002","https://openalex.org/W2137432370","https://openalex.org/W2157061035","https://openalex.org/W2158622216","https://openalex.org/W2171348895","https://openalex.org/W3098389383","https://openalex.org/W6632791987","https://openalex.org/W6646448279","https://openalex.org/W6656151921","https://openalex.org/W7073655612","https://openalex.org/W7075348695"],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2350916061","https://openalex.org/W3161624601","https://openalex.org/W2781818642","https://openalex.org/W2078381924","https://openalex.org/W4298011929","https://openalex.org/W4236809211","https://openalex.org/W4206468571","https://openalex.org/W1983254208"],"abstract_inverted_index":{"The":[0,217],"total":[1,233],"power":[2,17,65],"budget":[3],"of":[4,18,133,236],"Ultra-Low":[5],"Power":[6],"(ULP)":[7],"VLSI":[8],"Systems-on-Chip":[9],"(SoCs)":[10],"is":[11,55,199,221],"often":[12],"dominated":[13],"by":[14],"the":[15,27,35,46,71,93,159],"leakage":[16,64],"embedded":[19],"memories":[20],"as":[21,23,79,170,172],"well":[22],"status":[24],"registers.":[25],"On":[26,70],"one":[28],"hand,":[29,73],"supply":[30,215],"voltage":[31,169,193],"scaling":[32],"down":[33],"to":[34,45,61],"near-threshold":[36],"(near-":[37],"V":[38,49,165,204,211,225],"<sub":[39,50,113,118,166,190,205,212,226],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[40,51,114,119,167,191,206,213,227],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</sub>":[41,52,115,120,168,192,207,214,228],")":[42,53],"or":[43],"even":[44],"subthreshold":[47],"(sub-":[48],"domain":[54],"a":[56,163,178,188,232],"commonly":[57],"used,":[58],"efficient":[59],"technique":[60],"reduce":[62],"both":[63],"and":[66,88,98,116,129,136,209],"active":[67],"energy":[68,134,219,235],"dissipation.":[69],"other":[72],"emerging":[74],"CMOS-compatible":[75],"device":[76,181],"technologies":[77],"such":[78],"Resistive":[80],"Memories":[81],"(ReRAMs)":[82],"enable":[83],"non-volatile,":[84],"on-chip":[85],"data":[86,155],"storage":[87],"zero-leakage":[89],"sleep":[90],"periods.":[91],"For":[92],"first":[94],"time,":[95],"we":[96],"present":[97],"compare":[99],"ReRAM-based":[100],"Non-Volatile":[101],"Flip-Flop":[102],"(NVFF)":[103],"topologies":[104,126,139],"which":[105],"are":[106,127],"optimized":[107],"for":[108,150,194,223],"low-voltage":[109,123],"operation":[110,157,230],"(including":[111],"near-V":[112,189],"sub-V":[117],"operation).":[121],"Three":[122],"NVFF":[124],"circuit":[125],"proposed":[128],"evaluated":[130],"in":[131],"terms":[132],"dissipation":[135],"reliability.":[137],"Using":[138],"with":[140,231],"two":[141],"complementary":[142],"programmed":[143],"ReRAM":[144,160,180],"devices,":[145],"Monte":[146],"Carlo":[147],"simulations":[148],"accounting":[149],"parametric":[151],"variations":[152],"confirm":[153],"reliable":[154],"restore":[156],"from":[158],"devices":[161],"at":[162,201],"sub-":[164,210],"low":[171],"400":[173],"mV.":[174],"A":[175],"topology":[176],"using":[177],"single":[179],"exhibits":[182],"lower":[183],"write":[184],"energy,":[185],"but":[186],"requires":[187],"robust":[195],"read.":[196],"Energy":[197],"characterization":[198],"performed":[200],"nominal,":[202],"near-":[203,224],",":[208],"voltages.":[216],"minimum":[218],"point":[220],"reached":[222],"read":[229],"read+write":[234],"735":[237],"fJ.":[238]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":15},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-23T09:07:50.710637","created_date":"2025-10-10T00:00:00"}