{"id":"https://openalex.org/W2022042913","doi":"https://doi.org/10.1109/tcsi.2014.2333680","title":"A Fused Floating-Point Three-Term Adder","display_name":"A Fused Floating-Point Three-Term Adder","publication_year":2014,"publication_date":"2014-07-22","ids":{"openalex":"https://openalex.org/W2022042913","doi":"https://doi.org/10.1109/tcsi.2014.2333680","mag":"2022042913"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2333680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2333680","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083741036","display_name":"Jongwook Sohn","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jongwook Sohn","raw_affiliation_strings":["Intel Corp., Austin, TX, USA","Intel Corp., Austin TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Austin TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028439610","display_name":"Earl E. Swartzlander","orcid":"https://orcid.org/0000-0002-8699-5277"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Earl E. Swartzlander","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5016,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.89009819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"61","issue":"10","first_page":"2842","last_page":"2850"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9478660225868225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6817089915275574},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.640807032585144},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.6031011939048767},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6014545559883118},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.596589207649231},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5948666334152222},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5692141056060791},{"id":"https://openalex.org/keywords/term","display_name":"Term (time)","score":0.5020980834960938},{"id":"https://openalex.org/keywords/rounding","display_name":"Rounding","score":0.4730203151702881},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.46946728229522705},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46512365341186523},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46050187945365906},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4595654606819153},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.44382333755493164},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4083062708377838},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34192705154418945},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22594523429870605},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20265716314315796},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09031891822814941}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9478660225868225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6817089915275574},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.640807032585144},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.6031011939048767},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6014545559883118},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.596589207649231},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5948666334152222},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5692141056060791},{"id":"https://openalex.org/C61797465","wikidata":"https://www.wikidata.org/wiki/Q1188986","display_name":"Term (time)","level":2,"score":0.5020980834960938},{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.4730203151702881},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.46946728229522705},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46512365341186523},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46050187945365906},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4595654606819153},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.44382333755493164},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4083062708377838},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34192705154418945},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22594523429870605},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20265716314315796},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09031891822814941},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2014.2333680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2333680","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1969726734","https://openalex.org/W1986198459","https://openalex.org/W2059530224","https://openalex.org/W2070273314","https://openalex.org/W2072220574","https://openalex.org/W2080083189","https://openalex.org/W2099792218","https://openalex.org/W2102729529","https://openalex.org/W2106652828","https://openalex.org/W2107170344","https://openalex.org/W2107914063","https://openalex.org/W2112276048","https://openalex.org/W2113893001","https://openalex.org/W2126762902","https://openalex.org/W2129589372","https://openalex.org/W2132041547","https://openalex.org/W2142416656","https://openalex.org/W2147479230","https://openalex.org/W2162827023","https://openalex.org/W2171240804"],"related_works":["https://openalex.org/W2374852146","https://openalex.org/W2797902698","https://openalex.org/W3215589575","https://openalex.org/W2596474508","https://openalex.org/W2363539709","https://openalex.org/W2116803521","https://openalex.org/W2888097634","https://openalex.org/W1996200942","https://openalex.org/W1916911201","https://openalex.org/W90718307"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"improved":[3,103],"architectures":[4],"for":[5,87],"a":[6,20,32,44,64,96,126],"fused":[7,12,104],"floating-point":[8,13,36,105,128],"three-term":[9,14,56,106,129,139],"adder.":[10,130],"The":[11,82,102],"adder":[15,107,140],"performs":[16],"two":[17],"additions":[18],"in":[19],"single":[21,89],"unit":[22],"to":[23,31,42,49,125,163],"achieve":[24],"better":[25,28],"performance":[26,53],"and":[27,68,80,90,93,111,117],"accuracy":[29],"compared":[30,124],"network":[33],"of":[34,54,151,167],"traditional":[35],"two-term":[37],"adders,":[38],"which":[39],"is":[40,85,161],"referred":[41],"as":[43],"discrete":[45,127],"design.":[46,170],"In":[47],"order":[48],"further":[50],"improve":[51],"the":[52,55,109,119,133,137,149,159,168],"adder,":[57],"several":[58],"optimization":[59],"techniques":[60],"are":[61,155],"applied":[62],"including":[63],"new":[65],"exponent":[66],"compare":[67],"significand":[69],"alignment,":[70],"dual-reduction,":[71],"early":[72],"normalization,":[73],"three-input":[74],"leading":[75],"zero":[76],"anticipation,":[77],"compound":[78],"addition/rounding":[79],"pipelining.":[81],"proposed":[83,138],"design":[84],"implemented":[86],"both":[88],"double":[91],"precision":[92],"synthesized":[94],"with":[95],"45":[97],"nm":[98],"CMOS":[99],"standard-cell":[100],"library.":[101],"reduces":[108,118],"area":[110],"power":[112],"consumption":[113],"by":[114,121],"about":[115,122],"20%":[116],"latency":[120],"35%":[123],"Based":[131],"on":[132],"data":[134],"flow":[135],"analysis,":[136],"can":[141],"be":[142],"split":[143],"into":[144],"three":[145,152],"pipeline":[146,153],"stages.":[147],"Since":[148],"latencies":[150],"stages":[154],"fairly":[156],"well":[157],"balanced,":[158],"throughput":[160],"increased":[162],"2.7":[164],"times":[165],"that":[166],"non-pipelined":[169]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}