{"id":"https://openalex.org/W2166127884","doi":"https://doi.org/10.1109/tcsi.2014.2333675","title":"Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETs","display_name":"Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETs","publication_year":2014,"publication_date":"2014-07-17","ids":{"openalex":"https://openalex.org/W2166127884","doi":"https://doi.org/10.1109/tcsi.2014.2333675","mag":"2166127884"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2333675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2333675","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/197688","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100409898","display_name":"Jian Zhang","orcid":"https://orcid.org/0000-0001-8711-0058"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Jian Zhang","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Systems Laboratory (LSI), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Systems Laboratory (LSI), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103004961","display_name":"Xifan Tang","orcid":"https://orcid.org/0000-0003-2203-3981"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Xifan Tang","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Systems Laboratory (LSI), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Systems Laboratory (LSI), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Systems Laboratory (LSI), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Systems Laboratory (LSI), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Systems Laboratory (LSI), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Systems Laboratory (LSI), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100409898"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":5.024,"has_fulltext":false,"cited_by_count":90,"citation_normalized_percentile":{"value":0.95904925,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"61","issue":"10","first_page":"2851","last_page":"2861"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6311643123626709},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5779520273208618},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.5559162497520447},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5519629120826721},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5324426889419556},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5245861411094666},{"id":"https://openalex.org/keywords/polarity","display_name":"Polarity (international relations)","score":0.5153924226760864},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4679029881954193},{"id":"https://openalex.org/keywords/nanowire","display_name":"Nanowire","score":0.4532542824745178},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.45261508226394653},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44515782594680786},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4417254626750946},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41771793365478516},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3995331823825836},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.32585716247558594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2147865891456604},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11236509680747986},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.08176624774932861}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6311643123626709},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5779520273208618},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.5559162497520447},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5519629120826721},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5324426889419556},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5245861411094666},{"id":"https://openalex.org/C2777361361","wikidata":"https://www.wikidata.org/wiki/Q1112585","display_name":"Polarity (international relations)","level":3,"score":0.5153924226760864},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4679029881954193},{"id":"https://openalex.org/C74214498","wikidata":"https://www.wikidata.org/wiki/Q631739","display_name":"Nanowire","level":2,"score":0.4532542824745178},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.45261508226394653},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44515782594680786},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4417254626750946},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41771793365478516},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3995331823825836},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.32585716247558594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2147865891456604},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11236509680747986},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.08176624774932861},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C1491633281","wikidata":"https://www.wikidata.org/wiki/Q7868","display_name":"Cell","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2014.2333675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2333675","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:197688","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/197688","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:197688","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/197688","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1880528517","https://openalex.org/W1967206368","https://openalex.org/W1970841857","https://openalex.org/W2011829553","https://openalex.org/W2048815042","https://openalex.org/W2055215434","https://openalex.org/W2064266963","https://openalex.org/W2072607061","https://openalex.org/W2086342996","https://openalex.org/W2089393022","https://openalex.org/W2107020715","https://openalex.org/W2110006344","https://openalex.org/W2116656110","https://openalex.org/W2117181658","https://openalex.org/W2117379410","https://openalex.org/W2125952738","https://openalex.org/W2134067926","https://openalex.org/W2138383740","https://openalex.org/W2142132331","https://openalex.org/W2149802861","https://openalex.org/W2150306869","https://openalex.org/W2150526221","https://openalex.org/W2156409449","https://openalex.org/W2159953363","https://openalex.org/W2162517322","https://openalex.org/W2312503676","https://openalex.org/W2322754293","https://openalex.org/W2490765418","https://openalex.org/W4238927715","https://openalex.org/W4251019779","https://openalex.org/W6639543868","https://openalex.org/W6653525883","https://openalex.org/W6676161226","https://openalex.org/W6683806362"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2886135960","https://openalex.org/W2580743037","https://openalex.org/W2151687972","https://openalex.org/W2168217865","https://openalex.org/W1522300962"],"abstract_inverted_index":{"Silicon":[0],"nanowire":[1,20],"transistors":[2,21],"with":[3,152],"Schottky-barrier":[4],"contacts":[5],"exhibit":[6],"both":[7],"n-type":[8,38],"and":[9,57,67,137,147,158,162],"p-type":[10,40],"characteristics":[11],"under":[12],"different":[13,77,93],"bias":[14,78],"conditions.":[15],"Polarity":[16,66],"controllability":[17,121],"of":[18,70,110,122,128,145,165],"silicon":[19],"has":[22],"been":[23],"further":[24],"demonstrated":[25],"by":[26,41,52,75,134,139],"using":[27,53],"an":[28,115],"additional":[29],"polarity":[30,44,120],"gate.":[31],"The":[32],"device":[33],"can":[34,87],"be":[35,89],"configured":[36,90],"as":[37],"or":[39,99],"controlling":[42],"the":[43,81,108,119,123],"gate":[45],"voltage.":[46],"This":[47],"paper":[48],"extends":[49],"this":[50],"approach":[51],"three":[54,82],"independent":[55],"gates":[56,86],"shows":[58],"its":[59],"interest":[60],"to":[61,80,91,170],"implement":[62,92],"dual-threshold-voltage":[63],"configurable":[64],"circuits.":[65],"threshold":[68],"voltage":[69],"uncommitted":[71,116],"devices":[72,154],"are":[73],"determined":[74],"applying":[76],"patterns":[79],"gates.":[83],"Uncommitted":[84],"logic":[85,94,129],"thus":[88],"functions,":[95],"targeting":[96],"either":[97],"high-performance":[98],"low-leakage":[100],"applications.":[101],"Dual-threshold-voltage":[102],"design":[103],"is":[104,131],"thereby":[105],"achievable":[106],"through":[107],"use":[109],"a":[111,126],"wiring":[112],"scheme":[113],"on":[114],"pattern.":[117],"With":[118],"three-independent-gate":[124],"device,":[125],"range":[127],"functions":[130],"also":[132],"obtained":[133],"replacing":[135],"VDD":[136],"GND":[138],"complementary":[140],"input":[141],"signals.":[142],"Synthesis":[143],"results":[144],"ISCAS'85":[146],"VTR":[148],"sequential":[149],"benchmark":[150],"circuits":[151],"these":[153],"show,":[155],"before":[156],"place":[157],"route,":[159],"comparable":[160],"performance":[161],"51%":[163],"reduction":[164],"leakage":[166],"power":[167],"consumption":[168],"compared":[169],"22-nm":[171],"low-standby-power":[172],"FinFET":[173],"technology.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":12},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}