{"id":"https://openalex.org/W2069063184","doi":"https://doi.org/10.1109/tcsi.2014.2332265","title":"A Verilog Piecewise-Linear Analog Behavior Model for Mixed-Signal Validation","display_name":"A Verilog Piecewise-Linear Analog Behavior Model for Mixed-Signal Validation","publication_year":2014,"publication_date":"2014-07-02","ids":{"openalex":"https://openalex.org/W2069063184","doi":"https://doi.org/10.1109/tcsi.2014.2332265","mag":"2069063184"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2332265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2332265","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065185253","display_name":"Sabrina Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sabrina Liao","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA","Department of Electrical Engineering, Stanford University, Stanford,"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford,","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090469068","display_name":"Mark Horowitz","orcid":"https://orcid.org/0000-0003-3245-7542"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Horowitz","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA","Department of Electrical Engineering, Stanford University, Stanford,"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford,","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065185253"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.4187,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.68468758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"61","issue":"8","first_page":"2229","last_page":"2235"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6977275609970093},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.691966712474823},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6842365860939026},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5611398816108704},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.541320264339447},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5367748737335205},{"id":"https://openalex.org/keywords/piecewise-linear-function","display_name":"Piecewise linear function","score":0.5154927372932434},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.500145673751831},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.4835657775402069},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.47760531306266785},{"id":"https://openalex.org/keywords/piecewise","display_name":"Piecewise","score":0.4582580327987671},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35277992486953735},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2538747191429138},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18899941444396973},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18861383199691772},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12372943758964539},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12078800797462463},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.12032923102378845},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07873725891113281}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6977275609970093},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.691966712474823},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6842365860939026},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5611398816108704},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.541320264339447},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5367748737335205},{"id":"https://openalex.org/C17095337","wikidata":"https://www.wikidata.org/wiki/Q2375229","display_name":"Piecewise linear function","level":2,"score":0.5154927372932434},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.500145673751831},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.4835657775402069},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.47760531306266785},{"id":"https://openalex.org/C164660894","wikidata":"https://www.wikidata.org/wiki/Q2037833","display_name":"Piecewise","level":2,"score":0.4582580327987671},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35277992486953735},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2538747191429138},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18899941444396973},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18861383199691772},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12372943758964539},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12078800797462463},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.12032923102378845},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07873725891113281},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2014.2332265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2332265","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W188802254","https://openalex.org/W599165874","https://openalex.org/W1893609423","https://openalex.org/W1986975923","https://openalex.org/W2007333924","https://openalex.org/W2070447016","https://openalex.org/W2084208879","https://openalex.org/W2098947430","https://openalex.org/W2116928404","https://openalex.org/W2122073952","https://openalex.org/W2129550732","https://openalex.org/W2131648933","https://openalex.org/W2135963474","https://openalex.org/W2137219772","https://openalex.org/W2141731906","https://openalex.org/W2142734833","https://openalex.org/W2143997993","https://openalex.org/W2148298545","https://openalex.org/W2163626738","https://openalex.org/W4242427575","https://openalex.org/W4252378425","https://openalex.org/W6639530654","https://openalex.org/W6680913355"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2185815555","https://openalex.org/W2053330176","https://openalex.org/W1981652693","https://openalex.org/W2076925294","https://openalex.org/W1162056860","https://openalex.org/W1862020018","https://openalex.org/W2109999133","https://openalex.org/W2498536136"],"abstract_inverted_index":{"Full":[0],"chip":[1],"mixed-signal":[2],"validation":[3],"requires":[4],"simulating":[5],"the":[6,91],"entire":[7],"design":[8],"through":[9],"a":[10,49],"large":[11],"number":[12],"of":[13,22],"test":[14],"vectors,":[15],"which":[16,47],"makes":[17],"fast,":[18],"event-based":[19],"Verilog":[20,79],"models":[21,34,82,114],"analog":[23,45,55,80,95],"circuits":[24,56],"essential.":[25],"We":[26],"describe":[27],"an":[28,72],"extensible":[29],"approach":[30],"to":[31,87],"creating":[32,44],"these":[33],"that":[35,83],"maps":[36],"continuous":[37],"signals":[38],"into":[39,57,71],"piecewise":[40],"linear":[41],"waveforms":[42],"by":[43],"events":[46],"contain":[48],"value":[50],"and":[51,89,102,110],"slope.":[52],"By":[53],"breaking":[54],"sub-blocks":[58],"with":[59],"mostly":[60],"unidirectional":[61],"ports,":[62],"we":[63],"avoid":[64],"explicit":[65],"time":[66],"integration,":[67],"thus":[68],"fitting":[69],"well":[70],"event-driven":[73],"digital":[74],"framework.":[75],"The":[76],"result":[77],"is":[78],"functional":[81],"are":[84,115],"pin-accurate,":[85],"fast":[86],"simulate,":[88],"capture":[90],"key":[92],"dynamics":[93],"in":[94],"circuits.":[96],"A":[97],"250":[98],"Ms/s":[99],"open-loop":[100],"track":[101],"hold":[103],"circuit,":[104],"2.5":[105],"V-1.8":[106],"V":[107],"buck":[108],"converter,":[109],"1":[111],"GHz":[112],"PLL":[113],"demonstrated.":[116]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}