{"id":"https://openalex.org/W2076528485","doi":"https://doi.org/10.1109/tcsi.2014.2312491","title":"Tunable CMOS Delay Gate With Improved Matching Properties","display_name":"Tunable CMOS Delay Gate With Improved Matching Properties","publication_year":2014,"publication_date":"2014-04-28","ids":{"openalex":"https://openalex.org/W2076528485","doi":"https://doi.org/10.1109/tcsi.2014.2312491","mag":"2076528485"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2014.2312491","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2312491","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/6883243/06807526.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/8919/6883243/06807526.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008891938","display_name":"Przemyslaw Mroszczyk","orcid":"https://orcid.org/0000-0002-7586-1839"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Przemyslaw Mroszczyk","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057658631","display_name":"Piotr Dudek","orcid":"https://orcid.org/0000-0002-6511-6165"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Piotr Dudek","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008891938"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":1.6747,"has_fulltext":true,"cited_by_count":28,"citation_normalized_percentile":{"value":0.86281576,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"61","issue":"9","first_page":"2586","last_page":"2595"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7497108578681946},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7400817275047302},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.7013698220252991},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5682854652404785},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5417419672012329},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5406934022903442},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.502016544342041},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4767809212207794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3854304552078247},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3084926903247833},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2217056155204773}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7497108578681946},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7400817275047302},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.7013698220252991},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5682854652404785},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5417419672012329},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5406934022903442},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.502016544342041},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4767809212207794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3854304552078247},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3084926903247833},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2217056155204773}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2014.2312491","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2312491","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/6883243/06807526.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire/272e8b6a-cd94-41fd-85a5-4fe42f042653","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/272e8b6a-cd94-41fd-85a5-4fe42f042653","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Mroszczyk, P & Dudek, P 2014, 'Tunable CMOS Delay Gate With Improved Matching Properties', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 9, pp. 2586-2595. https://doi.org/10.1109/TCSI.2014.2312491","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/272e8b6a-cd94-41fd-85a5-4fe42f042653","is_oa":true,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/tunable-cmos-delay-gate-with-improved-matching-properties(272e8b6a-cd94-41fd-85a5-4fe42f042653).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mroszczyk, P & Dudek, P 2014, 'Tunable CMOS Delay Gate With Improved Matching Properties', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 9, pp. 2586-2595. https://doi.org/10.1109/TCSI.2014.2312491","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2014.2312491","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2014.2312491","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/6883243/06807526.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1939363929","display_name":null,"funder_award_id":"EP/H017453/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2076528485.pdf","grobid_xml":"https://content.openalex.org/works/W2076528485.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W1547654469","https://openalex.org/W1871009751","https://openalex.org/W1968657284","https://openalex.org/W1972687534","https://openalex.org/W1986466967","https://openalex.org/W1998168457","https://openalex.org/W2032832574","https://openalex.org/W2041562777","https://openalex.org/W2062952706","https://openalex.org/W2069801930","https://openalex.org/W2081310042","https://openalex.org/W2110033475","https://openalex.org/W2132846136","https://openalex.org/W2133029626","https://openalex.org/W2140281076","https://openalex.org/W2140823559","https://openalex.org/W2143358961","https://openalex.org/W2170757311","https://openalex.org/W2173188345","https://openalex.org/W2536505949","https://openalex.org/W2566193534","https://openalex.org/W4231839758"],"related_works":["https://openalex.org/W2340624421","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W98453623","https://openalex.org/W3130418065","https://openalex.org/W2572576974","https://openalex.org/W2891188466","https://openalex.org/W2170979950","https://openalex.org/W2226796451","https://openalex.org/W2039299085"],"abstract_inverted_index":{"This":[0,55],"paper":[1],"presents":[2],"the":[3,20,35,38,43,49,52,57,61,69,72,77,95,117,127,138,147,152],"analysis":[4],"and":[5,97,103,166],"design":[6,153],"of":[7,37,51,60,71,89,137,146,154],"a":[8,106],"tunable":[9],"CMOS":[10,110],"delay":[11,79,92,158],"gate":[12],"with":[13,19,132],"improved":[14],"matching":[15],"properties":[16],"as":[17],"compared":[18],"commonly":[21],"used":[22],"\u201ccurrent":[23],"starved":[24,130],"inverter\u201d":[25,65],"(CSI).":[26],"The":[27,112],"main":[28],"difference":[29],"between":[30],"these":[31],"structures":[32],"lies":[33],"in":[34,105,135,151],"location":[36],"current":[39,129],"limiting":[40],"transistor":[41,74],"on":[42,48,76],"inverter's":[44],"output":[45],"rather":[46],"than":[47,126],"side":[50],"power":[53,141],"rail.":[54],"improves":[56],"dynamic":[58],"performance":[59],"proposed":[62,118,148],"\u201coutput":[63],"split":[64],"(OSI)":[66],"circuit":[67,120,149],"reducing":[68],"influence":[70],"MOS":[73],"mismatch":[75],"generated":[78],"time":[80],"variability.":[81],"A":[82],"test":[83],"chip":[84],"including":[85],"two":[86],"arrays":[87],"consisting":[88],"512":[90],"16-stage":[91],"lines":[93],"employing":[94],"CSI":[96],"OSI":[98,119],"gates":[99],"has":[100],"been":[101],"designed":[102],"fabricated":[104],"standard":[107],"90":[108],"nm":[109],"technology.":[111],"experimental":[113],"results":[114],"show":[115],"that":[116],"is":[121],"about":[122],"10-50%":[123],"more":[124],"accurate":[125],"conventional":[128],"inverter":[131],"no":[133],"penalty":[134],"terms":[136],"increased":[139],"area,":[140],"consumption":[142],"or":[143],"complexity.":[144],"Applications":[145],"are":[150],"time-to-digital":[155],"converters":[156],"(TDCs),":[157],"locked":[159],"loops,":[160],"readout":[161],"circuits":[162],"for":[163],"particle":[164],"detection":[165],"time-based":[167],"asynchronous":[168],"computation":[169],"systems.":[170]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}