{"id":"https://openalex.org/W2106323996","doi":"https://doi.org/10.1109/tcsi.2013.2286029","title":"Selective State Retention Power Gating Based on Gate-Level Analysis","display_name":"Selective State Retention Power Gating Based on Gate-Level Analysis","publication_year":2014,"publication_date":"2014-03-25","ids":{"openalex":"https://openalex.org/W2106323996","doi":"https://doi.org/10.1109/tcsi.2013.2286029","mag":"2106323996"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2013.2286029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2286029","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072766500","display_name":"Shlomo Greenberg","orcid":"https://orcid.org/0000-0002-1385-8394"},"institutions":[{"id":"https://openalex.org/I124227911","display_name":"Ben-Gurion University of the Negev","ror":"https://ror.org/05tkyf982","country_code":"IL","type":"education","lineage":["https://openalex.org/I124227911"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shlomo Greenberg","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ben Gurion University, Beer-Sheva, Israel","Dept. of Electr. & Comput. Eng., Ben-Gurion Univ., Beer Sheva, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ben Gurion University, Beer-Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ben-Gurion Univ., Beer Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041714085","display_name":"Joseph Rabinowicz","orcid":null},"institutions":[{"id":"https://openalex.org/I124227911","display_name":"Ben-Gurion University of the Negev","ror":"https://ror.org/05tkyf982","country_code":"IL","type":"education","lineage":["https://openalex.org/I124227911"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Joseph Rabinowicz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ben Gurion University, Beer-Sheva, Israel","Dept. of Electr. & Comput. Eng., Ben-Gurion Univ., Beer Sheva, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ben Gurion University, Beer-Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ben-Gurion Univ., Beer Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066077045","display_name":"Ron Tsechanski","orcid":null},"institutions":[{"id":"https://openalex.org/I124227911","display_name":"Ben-Gurion University of the Negev","ror":"https://ror.org/05tkyf982","country_code":"IL","type":"education","lineage":["https://openalex.org/I124227911"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ron Tsechanski","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ben Gurion University, Beer-Sheva, Israel","Dept. of Electr. & Comput. Eng., Ben-Gurion Univ., Beer Sheva, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ben Gurion University, Beer-Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ben-Gurion Univ., Beer Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004616478","display_name":"E. Paperno","orcid":null},"institutions":[{"id":"https://openalex.org/I124227911","display_name":"Ben-Gurion University of the Negev","ror":"https://ror.org/05tkyf982","country_code":"IL","type":"education","lineage":["https://openalex.org/I124227911"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Eugene Paperno","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ben Gurion University, Beer-Sheva, Israel","Dept. of Electr. & Comput. Eng., Ben-Gurion Univ., Beer Sheva, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ben Gurion University, Beer-Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ben-Gurion Univ., Beer Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I124227911"],"apc_list":null,"apc_paid":null,"fwci":0.4144,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.6905767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"61","issue":"4","first_page":"1095","last_page":"1104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7906969785690308},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6652971506118774},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5773033499717712},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5697084069252014},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5581080317497253},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.45778289437294006},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4574953019618988},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44090670347213745},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42668992280960083},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4236319661140442},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34189271926879883},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2541016936302185},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22006815671920776},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18861496448516846},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1477503478527069},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10341081023216248},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.08966672420501709}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7906969785690308},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6652971506118774},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5773033499717712},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5697084069252014},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5581080317497253},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.45778289437294006},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4574953019618988},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44090670347213745},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42668992280960083},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4236319661140442},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34189271926879883},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2541016936302185},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22006815671920776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18861496448516846},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1477503478527069},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10341081023216248},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08966672420501709},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2013.2286029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2286029","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1505590927","https://openalex.org/W1995849914","https://openalex.org/W2050462122","https://openalex.org/W2108764292","https://openalex.org/W2115590211","https://openalex.org/W2118502975","https://openalex.org/W2124276471","https://openalex.org/W2127275249","https://openalex.org/W2131507936","https://openalex.org/W2140210510","https://openalex.org/W2141472133","https://openalex.org/W2284577014","https://openalex.org/W4212765746","https://openalex.org/W4233764310","https://openalex.org/W4245787350"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2259094912","https://openalex.org/W2114488894","https://openalex.org/W4301857380","https://openalex.org/W1973312215","https://openalex.org/W4239594101","https://openalex.org/W2371329481","https://openalex.org/W2005728592","https://openalex.org/W2124210802","https://openalex.org/W2525258157"],"abstract_inverted_index":{"This":[0,78],"work":[1],"presents":[2],"a":[3,39,50,72,84,92,142,158],"novel":[4],"approach":[5,21,42,136,153],"based":[6],"on":[7,71],"gate-level":[8,73,138],"analysis":[9,52,139],"for":[10,91,140],"implementing":[11],"Selective":[12],"State":[13],"Retention":[14],"Power":[15],"Gating":[16],"(SSRPG).":[17],"A":[18],"selective":[19,40,99],"SRPG":[20,31,100,182],"mitigates":[22],"the":[23,29,62,81,107,116,120,125,132,172,180],"area":[24,176],"and":[25],"power":[26,96],"overhead":[27],"of":[28,83,86,119,127,146,171],"conventional":[30],"technique.":[32],"However,":[33],"only":[34],"very":[35],"few":[36],"papers":[37],"suggesting":[38],"SPRG":[41,174],"were":[43],"published.":[44],"The":[45,151,165],"proposed":[46,108,152],"SSRPG":[47,135],"technique":[48],"employs":[49],"formal":[51],"and,":[53],"therefore,":[54],"does":[55],"not":[56],"require":[57,149],"exhaustive":[58],"simulations.":[59],"To":[60,124],"implement":[61],"new":[63],"approach,":[64],"an":[65],"automatic":[66],"algorithm,":[67],"which":[68],"is":[69,89,131],"performed":[70],"netlist,":[74],"has":[75,154],"been":[76,103,155],"developed.":[77],"algorithm":[79],"enables":[80],"extraction":[82],"subset":[85],"flip-flops":[87],"that":[88,148],"sufficient":[90],"proper":[93],"state":[94],"retention":[95,122,173],"gating.":[97],"Unique":[98],"criteria":[101,111],"have":[102],"defined":[104],"to":[105,114,157,179],"support":[106],"algorithm.":[109],"These":[110],"are":[112],"used":[113],"reduce":[115],"total":[117],"amount":[118],"required":[121],"cells.":[123],"best":[126],"our":[128],"knowledge,":[129],"this":[130],"first":[133],"robust":[134],"using":[137],"selecting":[141],"reduced":[143],"sub":[144],"set":[145],"FFs":[147],"retention.":[150],"applied":[156],"practical":[159],"design":[160],"with":[161],"about":[162],"3300":[163],"FFs.":[164],"experimental":[166],"results":[167],"show":[168],"78%":[169],"reduction":[170],"cell":[175],"overhead,":[177],"compared":[178],"common":[181],"approach.":[183]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}