{"id":"https://openalex.org/W2002526514","doi":"https://doi.org/10.1109/tcsi.2013.2268591","title":"A 167-ps 2.34-mW Single-Cycle 64-Bit Binary Tree Comparator With Constant-Delay Logic in 65-nm CMOS","display_name":"A 167-ps 2.34-mW Single-Cycle 64-Bit Binary Tree Comparator With Constant-Delay Logic in 65-nm CMOS","publication_year":2013,"publication_date":"2013-10-11","ids":{"openalex":"https://openalex.org/W2002526514","doi":"https://doi.org/10.1109/tcsi.2013.2268591","mag":"2002526514"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2013.2268591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2268591","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069007377","display_name":"Pierce Chuang","orcid":"https://orcid.org/0000-0001-5850-7048"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Pierce I-Jen Chuang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024704337","display_name":"Vincent Gaudet","orcid":"https://orcid.org/0000-0002-5534-0825"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vincent C. Gaudet","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.6441,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.85006147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"61","issue":"1","first_page":"160","last_page":"171"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8854361176490784},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.8270363807678223},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7209969758987427},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6872912645339966},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6486493349075317},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6194148659706116},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5817306041717529},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5768290162086487},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5084149241447449},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4816969335079193},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46636518836021423},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.44381651282310486},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.42131558060646057},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.41632336378097534},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3786051571369171},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3307698369026184},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3167363405227661},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24987885355949402},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21313655376434326},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19464436173439026}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8854361176490784},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.8270363807678223},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7209969758987427},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6872912645339966},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6486493349075317},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6194148659706116},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5817306041717529},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5768290162086487},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5084149241447449},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4816969335079193},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46636518836021423},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.44381651282310486},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.42131558060646057},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.41632336378097534},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3786051571369171},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3307698369026184},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3167363405227661},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24987885355949402},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21313655376434326},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19464436173439026}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2013.2268591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2268591","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320322676","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1582324226","https://openalex.org/W1972913619","https://openalex.org/W1973971000","https://openalex.org/W1977891801","https://openalex.org/W1979588383","https://openalex.org/W1992288365","https://openalex.org/W2017306469","https://openalex.org/W2027104619","https://openalex.org/W2061528230","https://openalex.org/W2079269230","https://openalex.org/W2124051711","https://openalex.org/W2128602413","https://openalex.org/W2136656113","https://openalex.org/W2140228835","https://openalex.org/W2171123968","https://openalex.org/W2171518439","https://openalex.org/W2540548506","https://openalex.org/W6634482669","https://openalex.org/W6678310070"],"related_works":["https://openalex.org/W2991771859","https://openalex.org/W2118487491","https://openalex.org/W2155174752","https://openalex.org/W2136656113","https://openalex.org/W2890889888","https://openalex.org/W2158157809","https://openalex.org/W321873635","https://openalex.org/W1601832081","https://openalex.org/W2172098243","https://openalex.org/W4242411358"],"abstract_inverted_index":{"A":[0],"single-cycle":[1],"tree-based":[2],"64-bit":[3],"binary":[4,85],"comparator":[5,104,168,182],"with":[6,169,184],"constant-delay":[7],"(CD)":[8],"logic":[9,24,28,33,41,71,80,110,121,171],"realized":[10],"in":[11,19],"a":[12,38,69,78,83,101,149,181],"65-nm,":[13],"1-V":[14,133],"CMOS":[15],"process":[16],"is":[17,91,140,172],"presented":[18],"this":[20],"paper.":[21],"Unlike":[22],"dynamic":[23,70],"yet":[25],"domino-compatible,":[26],"CD":[27,120,170],"predischarges":[29],"the":[30,44,59,74,97,116,128,135,166,186],"output":[31],"to":[32,40,65,111,122,180],"\u201c0\u201d":[34],"and":[35,115,143,148,155],"conditionally":[36],"makes":[37,62],"transition":[39],"\u201c1\u201d":[42],"through":[43],"critical-path":[45],"CLK":[46],"PMOS":[47],"transistors":[48],"for":[49,77,108],"an":[50,145],"NMOS":[51],"transistor":[52],"network.":[53],"The":[54,87],"constant":[55],"delay":[56,139],"(regardless":[57],"of":[58,152],"fan-in)":[60],"feature":[61],"it":[63],"up":[64],"2\u00d7":[66],"faster":[67,174],"than":[68],"gate":[72],"during":[73],"D-Q":[75],"mode":[76],"complex":[79],"such":[81],"as":[82],"two-bit":[84],"comparator.":[86],"proposed":[88,136,167],"comparator's":[89,137],"architecture":[90],"divided":[92],"into":[93],"two":[94],"stages,":[95],"where":[96],"first":[98],"stage":[99,118],"adapts":[100],"novel":[102],"tree":[103],"structure":[105],"specifically":[106],"designed":[107],"static":[109,187],"achieve":[112],"low-power":[113],"consumption":[114],"second":[117],"utilizes":[119],"realize":[123],"high":[124],"performance":[125],"without":[126],"sacrificing":[127],"overall":[129],"energy":[130],"efficiency.":[131],"At":[132,159],"supply,":[134],"measured":[138],"167":[141],"ps,":[142],"has":[144],"average":[146],"power":[147,151],"leakage":[150],"2.34":[153],"mW":[154],"0.06":[156],"mW,":[157],"respectively.":[158],"0.3-pJ":[160],"iso-energy":[161],"or":[162,175],"250-ps":[163],"iso-delay":[164],"budget,":[165],"20%":[173],"17%":[176],"more":[177],"energy-efficient":[178],"compared":[179],"implemented":[183],"just":[185],"logic.":[188]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}