{"id":"https://openalex.org/W2024542139","doi":"https://doi.org/10.1109/tcsi.2013.2256172","title":"A Multichannel Serial Link Receiver With Dual-Loop Clock-and-Data Recovery and Channel Equalization","display_name":"A Multichannel Serial Link Receiver With Dual-Loop Clock-and-Data Recovery and Channel Equalization","publication_year":2013,"publication_date":"2013-04-26","ids":{"openalex":"https://openalex.org/W2024542139","doi":"https://doi.org/10.1109/tcsi.2013.2256172","mag":"2024542139"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2013.2256172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2256172","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057511791","display_name":"Nader Kalantari","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156994","display_name":"Glidewell (United States)","ror":"https://ror.org/04ney8y20","country_code":"US","type":"company","lineage":["https://openalex.org/I4210156994"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nader Kalantari","raw_affiliation_strings":["Mindspeed Technology, Newport Beach","Mindspeed Technol., Newport Beach, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mindspeed Technology, Newport Beach","institution_ids":["https://openalex.org/I4210156994"]},{"raw_affiliation_string":"Mindspeed Technol., Newport Beach, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024558404","display_name":"James F. Buckwalter","orcid":"https://orcid.org/0000-0002-9390-0897"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James F. Buckwalter","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, La Jolla, CA, USA","[Dept of Electr. & Comput. Eng., Univ. of California San Diego, La Jolla, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"[Dept of Electr. & Comput. Eng., Univ. of California San Diego, La Jolla, CA, USA]","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1603,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.88402407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"60","issue":"11","first_page":"2920","last_page":"2931"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8084443807601929},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7633146047592163},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.6494737267494202},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.6231446266174316},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.537972629070282},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.526002049446106},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5024051666259766},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4844965636730194},{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.44434648752212524},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4262259602546692},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4256809949874878},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3128778338432312},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2706010639667511},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22416672110557556},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.22152003645896912},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2162722945213318},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12729716300964355}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8084443807601929},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7633146047592163},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.6494737267494202},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.6231446266174316},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.537972629070282},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.526002049446106},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5024051666259766},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4844965636730194},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.44434648752212524},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4262259602546692},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4256809949874878},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3128778338432312},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2706010639667511},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22416672110557556},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.22152003645896912},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2162722945213318},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12729716300964355}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2013.2256172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2256172","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.800000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1548579702","https://openalex.org/W1594224519","https://openalex.org/W1981745977","https://openalex.org/W2009275112","https://openalex.org/W2034525900","https://openalex.org/W2063599067","https://openalex.org/W2103745509","https://openalex.org/W2108014838","https://openalex.org/W2112204573","https://openalex.org/W2112489816","https://openalex.org/W2123892792","https://openalex.org/W2124390946","https://openalex.org/W2132876868","https://openalex.org/W2132897890","https://openalex.org/W2134687611","https://openalex.org/W2165226696","https://openalex.org/W2167814786","https://openalex.org/W2168391258","https://openalex.org/W2176473673","https://openalex.org/W2303012689","https://openalex.org/W2306253472","https://openalex.org/W2490904451","https://openalex.org/W2567151605","https://openalex.org/W4229594554","https://openalex.org/W6666205755"],"related_works":["https://openalex.org/W2145367372","https://openalex.org/W4364323041","https://openalex.org/W2615366277","https://openalex.org/W2040018855","https://openalex.org/W2147289961","https://openalex.org/W2084139918","https://openalex.org/W2031867410","https://openalex.org/W2079559673","https://openalex.org/W1820907692","https://openalex.org/W1564896735"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,15,22,31,97],"four":[4],"channel":[5,12,105],"receiver":[6,71],"for":[7,44,56,106],"high-speed":[8],"signal":[9],"conditioning.":[10],"Each":[11],"consists":[13],"of":[14,83,101],"continuous":[16],"time":[17],"linear":[18],"equalizer":[19],"(CTLE)":[20],"and":[21,36,51,60,89,108],"dual":[23],"loop":[24],"CDR":[25,43],"with":[26],"phase-interpolator.":[27],"All":[28],"channels":[29],"share":[30],"single":[32],"PLL":[33],"that":[34],"generates":[35],"distributes":[37],"quadrature":[38],"clock":[39,111],"phases":[40],"to":[41,65],"each":[42],"data":[45,99],"recovery.":[46],"Clock":[47],"amplitude,":[48],"phase":[49,52,58],"INL":[50],"DNL":[53],"are":[54],"derived":[55],"IQ":[57],"error":[59],"predict":[61],"phase-dependent":[62],"jitter":[63],"contributions":[64],"the":[66],"recovered":[67],"clock.":[68],"The":[69,78],"multilane":[70],"was":[72],"designed":[73],"in":[74],"130-nm":[75],"CMOS":[76],"technology.":[77],"die":[79],"occupies":[80],"an":[81],"area":[82],"1930":[84],"\u03bcm":[85,88],"by":[86],"1250":[87],"consumes":[90],"67.9":[91],"mW":[92],"per":[93,104],"channel.":[94],"It":[95],"achieves":[96],"maximum":[98],"rate":[100],"7":[102],"Gbps":[103],"0":[107],"\u00b1200":[109],"ppm":[110],"frequency":[112],"deviation.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}