{"id":"https://openalex.org/W2013612628","doi":"https://doi.org/10.1109/tcsi.2013.2244431","title":"Asynchronous Data Sampling Within Clock-Gated Double Edge-Triggered Flip-Flops","display_name":"Asynchronous Data Sampling Within Clock-Gated Double Edge-Triggered Flip-Flops","publication_year":2013,"publication_date":"2013-06-11","ids":{"openalex":"https://openalex.org/W2013612628","doi":"https://doi.org/10.1109/tcsi.2013.2244431","mag":"2013612628"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2013.2244431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2244431","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100454332","display_name":"Xiaowen Wang","orcid":"https://orcid.org/0000-0001-5038-5322"},"institutions":[{"id":"https://openalex.org/I200719446","display_name":"Vanderbilt University","ror":"https://ror.org/02vm5rt34","country_code":"US","type":"education","lineage":["https://openalex.org/I200719446"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaowen Wang","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN, USA","Dept. of Electr. Eng. & Comput. Sci., Vanderbilt Univ., Nashville, TN, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN, USA","institution_ids":["https://openalex.org/I200719446"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Vanderbilt Univ., Nashville, TN, USA#TAB#","institution_ids":["https://openalex.org/I200719446"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106128999","display_name":"William H. Robinson","orcid":"https://orcid.org/0000-0001-9291-689X"},"institutions":[{"id":"https://openalex.org/I200719446","display_name":"Vanderbilt University","ror":"https://ror.org/02vm5rt34","country_code":"US","type":"education","lineage":["https://openalex.org/I200719446"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William H. Robinson","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN, USA","Dept. of Electr. Eng. & Comput. Sci., Vanderbilt Univ., Nashville, TN, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN, USA","institution_ids":["https://openalex.org/I200719446"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Vanderbilt Univ., Nashville, TN, USA#TAB#","institution_ids":["https://openalex.org/I200719446"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100454332"],"corresponding_institution_ids":["https://openalex.org/I200719446"],"apc_list":null,"apc_paid":null,"fwci":0.7094,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.73925674,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"60","issue":"9","first_page":"2401","last_page":"2411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9260761141777039},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7754137516021729},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7363936901092529},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6866705417633057},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6452008485794067},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.630693793296814},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.611966609954834},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5870317816734314},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.573774516582489},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5693237781524658},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5347347259521484},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4554474353790283},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4367208182811737},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.392402321100235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16764381527900696},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14577937126159668},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.12026092410087585},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11298561096191406}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9260761141777039},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7754137516021729},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7363936901092529},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6866705417633057},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6452008485794067},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.630693793296814},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.611966609954834},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5870317816734314},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.573774516582489},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5693237781524658},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5347347259521484},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4554474353790283},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4367208182811737},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.392402321100235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16764381527900696},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14577937126159668},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.12026092410087585},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11298561096191406},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2013.2244431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2244431","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1511444804","https://openalex.org/W1582019256","https://openalex.org/W1857487883","https://openalex.org/W1986692689","https://openalex.org/W1989714673","https://openalex.org/W2023138935","https://openalex.org/W2025474644","https://openalex.org/W2029866618","https://openalex.org/W2032681711","https://openalex.org/W2069808547","https://openalex.org/W2079170559","https://openalex.org/W2109195618","https://openalex.org/W2112960147","https://openalex.org/W2113092930","https://openalex.org/W2114132980","https://openalex.org/W2126600159","https://openalex.org/W2126823681","https://openalex.org/W2137310043","https://openalex.org/W2139250338","https://openalex.org/W2143629014","https://openalex.org/W2144334108","https://openalex.org/W2148565312","https://openalex.org/W2166009017","https://openalex.org/W4242296148","https://openalex.org/W4249004757","https://openalex.org/W6639051385","https://openalex.org/W6656517184","https://openalex.org/W6668174553","https://openalex.org/W6678542427"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W4386968318","https://openalex.org/W2337711143","https://openalex.org/W3006003651","https://openalex.org/W2294981364","https://openalex.org/W2137310043","https://openalex.org/W2107437643","https://openalex.org/W2606047588","https://openalex.org/W2421091644","https://openalex.org/W2071461855"],"abstract_inverted_index":{"For":[0],"synchronous":[1],"designs,":[2],"a":[3,33,107],"large":[4],"portion":[5],"of":[6,11,47,68,83,136,154],"the":[7,12,19,23,29,45,56,69,80,134,161],"total":[8],"power":[9,82,99],"consumption":[10,100],"integrated":[13],"circuit":[14,38],"(IC)":[15],"is":[16,44,74,125],"due":[17],"to":[18,78,95,147],"storage":[20],"elements":[21,31],"and":[22,160],"clock":[24,30,70,91,112],"distribution.":[25],"Energy":[26],"efficiency":[27,43],"from":[28],"plays":[32],"critical":[34],"role":[35],"in":[36,109,118,127,129,151],"low-power":[37],"design.":[39],"One":[40],"technique":[41,77],"for":[42],"use":[46],"double":[48],"edge-triggered":[49,61],"flip-flops":[50,62],"(DETFFs),":[51],"since":[52],"they":[53],"can":[54],"maintain":[55],"same":[57],"throughput":[58],"as":[59],"single":[60],"(SETFFs)":[63],"while":[64],"only":[65],"using":[66],"half":[67],"frequency.":[71],"Clock":[72],"gating":[73,92],"another":[75],"well-accepted":[76],"reduce":[79,97],"dynamic":[81,98],"idle":[84,87],"modules":[85],"or":[86],"cycles.":[88],"However,":[89],"incorporating":[90],"with":[93],"DETFFs":[94],"further":[96],"introduces":[101],"an":[102],"asynchronous":[103,122],"data":[104,123],"sampling":[105,124],"(i.e.,":[106],"change":[108],"output":[110],"between":[111],"edges)":[113],"that":[114],"was":[115],"not":[116],"addressed":[117],"previous":[119],"research.":[120],"This":[121],"explored":[126],"detail":[128],"this":[130,149],"paper":[131],"by":[132],"analyzing":[133],"mechanisms":[135],"several":[137],"different":[138],"clock-gated":[139],"DETFFs.":[140,152],"Three":[141],"special":[142],"clock-gating":[143],"strategies":[144],"are":[145,164],"evaluated":[146],"mitigate":[148],"issue":[150],"Each":[153],"these":[155],"three":[156],"solutions":[157],"has":[158],"limitations,":[159],"respective":[162],"tradeoffs":[163],"discussed.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}