{"id":"https://openalex.org/W2001168596","doi":"https://doi.org/10.1109/tcsi.2013.2239094","title":"A Crystal-Less Self-Synchronized Bit-Level Duty-Cycled IR-UWB Transceiver System","display_name":"A Crystal-Less Self-Synchronized Bit-Level Duty-Cycled IR-UWB Transceiver System","publication_year":2013,"publication_date":"2013-04-09","ids":{"openalex":"https://openalex.org/W2001168596","doi":"https://doi.org/10.1109/tcsi.2013.2239094","mag":"2001168596"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2013.2239094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2239094","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077063956","display_name":"Xiao Y. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiao Y. Wang","raw_affiliation_strings":["Cornell University, Ithaca, NY, US","Electr. & Comput. Eng. Dept., Cornell Univ., Ithaca, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY, US","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Cornell Univ., Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049230596","display_name":"Rajeev Dokania","orcid":"https://orcid.org/0000-0003-0805-2692"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajeev K. Dokania","raw_affiliation_strings":["Cornell University, Ithaca, NY, US","Cornell Univ, Ithaca, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY, US","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Cornell Univ, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054944871","display_name":"Alyssa Apsel","orcid":"https://orcid.org/0000-0001-9199-2292"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alyssa B. Apsel","raw_affiliation_strings":["Electrical and Computer Engineering Department, Cornell University, Ithaca, NY, USA","Electr. & Comput. Eng. Dept., Cornell Univ., Ithaca, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Cornell Univ., Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":2.8805,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.91216352,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"60","issue":"9","first_page":"2488","last_page":"2501"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11160","display_name":"Acoustic Wave Resonator Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7705225944519043},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.593548059463501},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5856710076332092},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5310186743736267},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5265251398086548},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.49828410148620605},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47969624400138855},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45147034525871277},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.45034098625183105},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3923877775669098},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2680535614490509},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1892940104007721},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.1818615198135376}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7705225944519043},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.593548059463501},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5856710076332092},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5310186743736267},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5265251398086548},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.49828410148620605},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47969624400138855},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45147034525871277},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.45034098625183105},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3923877775669098},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2680535614490509},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1892940104007721},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.1818615198135376}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2013.2239094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2013.2239094","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W2027746704","https://openalex.org/W2039447677","https://openalex.org/W2075215934","https://openalex.org/W2096299759","https://openalex.org/W2098897082","https://openalex.org/W2111079473","https://openalex.org/W2114882654","https://openalex.org/W2119123494","https://openalex.org/W2120380968","https://openalex.org/W2124815679","https://openalex.org/W2126470432","https://openalex.org/W2128560409","https://openalex.org/W2130835617","https://openalex.org/W2133504425","https://openalex.org/W2139942907","https://openalex.org/W2142015661","https://openalex.org/W2144259819","https://openalex.org/W2154953441","https://openalex.org/W2156968175","https://openalex.org/W2159013099","https://openalex.org/W2163341790","https://openalex.org/W2165778295","https://openalex.org/W2166262702","https://openalex.org/W2169449538","https://openalex.org/W2170405625","https://openalex.org/W2687111998","https://openalex.org/W2798333393","https://openalex.org/W6674652224"],"related_works":["https://openalex.org/W2359328895","https://openalex.org/W2363535981","https://openalex.org/W2007402811","https://openalex.org/W2326762630","https://openalex.org/W2391354408","https://openalex.org/W1986103452","https://openalex.org/W2166562438","https://openalex.org/W2388558702","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"A":[0,71],"self-synchronized":[1],"dual-band":[2],"OOK":[3],"IR-UWB":[4],"transceiver":[5,16,139],"system":[6,17,54,86,125],"for":[7,44,80,118],"short-range,":[8],"low-data":[9],"rate":[10],"sensor":[11],"networks":[12],"is":[13,78,87,128],"demonstrated.":[14],"The":[15,39,85,138],"utilizes":[18],"asynchronous":[19],"non-coherent":[20],"energy":[21],"detection":[22],"coupled":[23],"with":[24,134],"a":[25,65,102,143],"novel":[26],"pulse-coupled":[27,40],"injection-locking":[28],"scheme":[29,42],"to":[30,115],"synchronize":[31],"transceivers":[32],"throughout":[33],"the":[34,53,91,96],"network":[35],"at":[36,64],"nanosecond-scale":[37],"precision.":[38],"synchronization":[41,117],"compensates":[43],"intrinsic":[45],"frequency":[46,67],"variation":[47],"so":[48],"that":[49],"all":[50],"timing":[51,81],"in":[52,142],"can":[55],"be":[56],"derived":[57],"from":[58],"an":[59],"integrated":[60],"relaxation":[61],"oscillator":[62],"operating":[63],"nominal":[66],"of":[68,95,108,156],"150":[69],"KHz.":[70],"low-jitter":[72],"PLL":[73],"and":[74,83,98,149],"simple":[75],"combinational":[76],"logic":[77],"used":[79],"generation":[82],"control.":[84],"duty":[88,106],"cycled":[89],"between":[90],"expected":[92],"arrival":[93],"times":[94],"sync":[97],"data":[99],"pulses,":[100],"allowing":[101],"demonstrated":[103],"average":[104],"RF":[105],"cycle":[107],"less":[109],"than":[110],"1%":[111],"while":[112,131],"being":[113],"able":[114],"maintain":[116],"nearly":[119],"1":[120],"million":[121],"cycles.":[122],"Total":[123],"measured":[124],"power":[126],"consumption":[127],"119":[129],"\u03bcW":[130],"actively":[132],"communicating":[133],"1200":[135],"bit":[136],"packets.":[137],"was":[140],"designed":[141],"90":[144],"nm":[145],"IBM":[146],"CMOS":[147],"process":[148],"occupies":[150],"1.7":[151],"mm":[152],"<sup":[153],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[154],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[155],"active":[157],"area.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}