{"id":"https://openalex.org/W2087435674","doi":"https://doi.org/10.1109/tcsi.2012.2220457","title":"Bitline Techniques With Dual Dynamic Nodes for Low-Power Register Files","display_name":"Bitline Techniques With Dual Dynamic Nodes for Low-Power Register Files","publication_year":2013,"publication_date":"2013-03-08","ids":{"openalex":"https://openalex.org/W2087435674","doi":"https://doi.org/10.1109/tcsi.2012.2220457","mag":"2087435674"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2012.2220457","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2012.2220457","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/6486561/06476758.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://ieeexplore.ieee.org/ielx7/8919/6486561/06476758.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077190977","display_name":"Rahul Singh","orcid":"https://orcid.org/0000-0002-7427-8000"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]},{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Rahul Singh","raw_affiliation_strings":["Department of Electrical Engineering, Seoul National University, Seoul, South Korea","Samsung Electronics Company Limited, Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Samsung Electronics Company Limited, Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046116005","display_name":"Gi-Moon Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gi-Moon Hong","raw_affiliation_strings":["Department of Electrical Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080332152","display_name":"Suhwan Kim","orcid":"https://orcid.org/0000-0001-9107-2963"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suhwan Kim","raw_affiliation_strings":["Department of Electrical Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077190977"],"corresponding_institution_ids":["https://openalex.org/I139264467","https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":1.6552,"has_fulltext":true,"cited_by_count":11,"citation_normalized_percentile":{"value":0.85848177,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"60","issue":"4","first_page":"965","last_page":"974"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.613865852355957},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5818790793418884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5714539289474487},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.5168955326080322},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4308342933654785},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43062126636505127},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39635562896728516},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3935525417327881},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.30103829503059387},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29047074913978577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2380582094192505},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.19049257040023804},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1584462821483612},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09350624680519104}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.613865852355957},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5818790793418884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5714539289474487},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.5168955326080322},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4308342933654785},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43062126636505127},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39635562896728516},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3935525417327881},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.30103829503059387},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29047074913978577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2380582094192505},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.19049257040023804},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1584462821483612},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09350624680519104},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2012.2220457","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2012.2220457","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/6486561/06476758.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2012.2220457","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2012.2220457","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/6486561/06476758.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2087435674.pdf","grobid_xml":"https://content.openalex.org/works/W2087435674.grobid-xml"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W1498071943","https://openalex.org/W1506040058","https://openalex.org/W1508193266","https://openalex.org/W1559687563","https://openalex.org/W1955469968","https://openalex.org/W1969097534","https://openalex.org/W1973966679","https://openalex.org/W1979419155","https://openalex.org/W1979495468","https://openalex.org/W1985055077","https://openalex.org/W1988102072","https://openalex.org/W1998525920","https://openalex.org/W2007147986","https://openalex.org/W2042037542","https://openalex.org/W2062143991","https://openalex.org/W2083124406","https://openalex.org/W2100115371","https://openalex.org/W2108790707","https://openalex.org/W2111044825","https://openalex.org/W2115913680","https://openalex.org/W2127639550","https://openalex.org/W2131297033","https://openalex.org/W2131862714","https://openalex.org/W2154846209","https://openalex.org/W2158932653","https://openalex.org/W2166749966","https://openalex.org/W2168226525","https://openalex.org/W2168753134","https://openalex.org/W2173367578","https://openalex.org/W4237249613","https://openalex.org/W4254118099","https://openalex.org/W6819126557"],"related_works":["https://openalex.org/W4231158717","https://openalex.org/W3174071739","https://openalex.org/W2150513440","https://openalex.org/W2168226525","https://openalex.org/W4254482168","https://openalex.org/W18274992","https://openalex.org/W2100009051","https://openalex.org/W4235278986","https://openalex.org/W2129230692","https://openalex.org/W4387736942"],"abstract_inverted_index":{"Wide":[0],"fan-in":[1,31],"dynamic":[2,19,56,83,108],"multiplexers":[3],"are":[4],"one":[5],"of":[6,10,81,167],"the":[7,65,70,74,79,133,147],"critical":[8],"circuits":[9],"read-out":[11],"paths":[12],"in":[13,122,165],"high-speed":[14],"register":[15,120],"files.":[16],"However,":[17],"these":[18,106],"gates":[20],"have":[21],"poor":[22],"noise":[23,60,172],"immunity,":[24],"which":[25],"is":[26,88],"aggravated":[27],"by":[28,68],"their":[29,34],"wide":[30],"structure,":[32],"and":[33,49,62,135,141,156,171],"high":[35],"switching":[36,66],"activity":[37],"consumes":[38],"significant":[39],"power.":[40],"We":[41],"present":[42],"new":[43],"footer":[44],"voltage":[45,71],"feedforward":[46],"domino":[47,52,150],"(FVFD)":[48],"static-switching":[50],"pulse":[51,98],"(SSPD)":[53],"designs":[54],"for":[55],"multiplexers.":[57],"Both":[58],"improve":[59],"tolerance,":[61],"both":[63,168],"reduce":[64],"power":[67,170],"limiting":[69],"swing":[72],"on":[73,90],"large":[75],"bitline":[76],"capacitance":[77],"through":[78,154],"introduction":[80],"dual":[82,107],"nodes.":[84],"The":[85],"FVFD":[86,136],"technique":[87],"based":[89],"charge":[91],"sharing,":[92],"while":[93],"SSPD":[94,134],"employs":[95],"a":[96,102,123],"conditional":[97],"generator":[99],"to":[100],"achieve":[101],"limited-switching":[103],"behavior.":[104],"Adopting":[105],"node":[109],"techniques,":[110],"we":[111],"implemented":[112],"32-word":[113],"\u00d7":[114],"16-bits/word":[115],"(0.5-Kb)":[116],"1-read,":[117],"1-write":[118],"ported":[119],"files":[121],"1.2-V,":[124],"65-nm":[125],"low-V":[126],"<sub":[127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</sub>":[129],"CMOS":[130],"process.":[131],"Although":[132],"techniques":[137],"respectively":[138],"require":[139],"2.4":[140],"1.4":[142],"times":[143],"more":[144],"area":[145],"than":[146],"established":[148],"single-keeper":[149],"technique,":[151],"comparative":[152],"analysis":[153],"simulations":[155],"measurement":[157],"results":[158],"suggests":[159],"that":[160],"they":[161],"can":[162],"be":[163],"advantageous":[164],"terms":[166],"read":[169],"immunity.":[173]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}