{"id":"https://openalex.org/W1984546271","doi":"https://doi.org/10.1109/tcsi.2012.2220453","title":"Programmable ANalog Device Array (PANDA): A Methodology for Transistor-Level Analog Emulation","display_name":"Programmable ANalog Device Array (PANDA): A Methodology for Transistor-Level Analog Emulation","publication_year":2013,"publication_date":"2013-05-15","ids":{"openalex":"https://openalex.org/W1984546271","doi":"https://doi.org/10.1109/tcsi.2012.2220453","mag":"1984546271"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2012.2220453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2012.2220453","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000065706","display_name":"Jounghyuk Suh","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jounghyuk Suh","raw_affiliation_strings":["School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051397079","display_name":"Naveen Suda","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Suda","raw_affiliation_strings":["School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102950520","display_name":"Cheng Xu","orcid":"https://orcid.org/0000-0003-1659-6198"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng Xu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112619956","display_name":"Nagib Hakim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagib Hakim","raw_affiliation_strings":["Intel Architecture Group, Santa Clara, CA, USA","Intel Archit. Group, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Architecture Group, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Archit. Group, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100740019","display_name":"Yu Cao","orcid":"https://orcid.org/0000-0001-6968-1180"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Cao","raw_affiliation_strings":["School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024809556","display_name":"Bertan Bakkalo\u011flu","orcid":"https://orcid.org/0000-0003-4135-7367"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bertan Bakkaloglu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2458,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.78863012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"60","issue":"6","first_page":"1369","last_page":"1380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8242703676223755},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.604041337966919},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5799431800842285},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.43435680866241455},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4125789403915405},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3574790358543396},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3296571969985962},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2877328395843506},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24573299288749695},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18879908323287964},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.09951618313789368}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8242703676223755},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.604041337966919},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5799431800842285},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.43435680866241455},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4125789403915405},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3574790358543396},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3296571969985962},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2877328395843506},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24573299288749695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18879908323287964},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.09951618313789368},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2012.2220453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2012.2220453","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:item:15920","is_oa":false,"landing_page_url":"http://hdl.handle.net/2286/R.I.15920","pdf_url":null,"source":{"id":"https://openalex.org/S4306400254","display_name":"Arizona State University Library Digital Repository (Arizona State University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I55732556","host_organization_name":"Arizona State University","host_organization_lineage":["https://openalex.org/I55732556"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Masters Thesis"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W324409780","https://openalex.org/W1562003879","https://openalex.org/W1566916904","https://openalex.org/W1567680258","https://openalex.org/W1584880491","https://openalex.org/W1850104424","https://openalex.org/W1961300835","https://openalex.org/W2038078811","https://openalex.org/W2049284158","https://openalex.org/W2069345435","https://openalex.org/W2098184309","https://openalex.org/W2099158291","https://openalex.org/W2100038265","https://openalex.org/W2114953806","https://openalex.org/W2121226030","https://openalex.org/W2124419647","https://openalex.org/W2127485912","https://openalex.org/W2128018010","https://openalex.org/W2128917776","https://openalex.org/W2134926592","https://openalex.org/W2139410061","https://openalex.org/W2144325744","https://openalex.org/W2145183934","https://openalex.org/W2155029651","https://openalex.org/W2156547464","https://openalex.org/W2160184383","https://openalex.org/W2172236250","https://openalex.org/W2172440946","https://openalex.org/W4229794591","https://openalex.org/W4252799654"],"related_works":["https://openalex.org/W2071911084","https://openalex.org/W343328113","https://openalex.org/W2185815555","https://openalex.org/W2181833778","https://openalex.org/W2006002866","https://openalex.org/W1981652693","https://openalex.org/W2122776956","https://openalex.org/W2076925294","https://openalex.org/W2369208208","https://openalex.org/W2048285263"],"abstract_inverted_index":{"The":[0,75],"design":[1,29,48,71,108],"and":[2,15,19,30,64,73,114,120,190,201,230,243,262],"development":[3],"of":[4,21,32,78,98,123,179,213,224],"analog/mixed-signal":[5],"(AMS)":[6],"integrated":[7],"circuits":[8],"(ICs)":[9],"is":[10,55,141,171],"becoming":[11],"increasingly":[12],"expensive,":[13],"complex,":[14],"lengthy.":[16],"Rapid":[17],"prototyping":[18],"emulation":[20,159],"analog":[22,34,92,111,164,211,246],"ICs":[23],"will":[24],"be":[25],"significant":[26],"in":[27,67,90,228],"the":[28,79,117,129,225,252],"testing":[31],"complex":[33],"systems.":[35],"A":[36,157],"new":[37],"approach,":[38],"Programmable":[39],"ANalog":[40],"Device":[41],"Array":[42],"(PANDA)":[43],"that":[44,85,103,147],"maps":[45],"any":[46,163],"AMS":[47,150],"problem":[49],"to":[50,161,166,222],"a":[51,65,107,136,214,237,258,263],"transistor-level":[52,83],"programmable":[53,101],"hardware,":[54],"proposed.":[56],"This":[57],"approach":[58,80,160],"enables":[59],"fast":[60],"system":[61],"level":[62,176,210],"validation":[63],"reduction":[66],"post-silicon":[68],"bugs,":[69],"minimizing":[70],"risk":[72],"cost.":[74],"unique":[76],"features":[77],"include:":[81],"1)":[82],"programmability":[84],"emulates":[86],"each":[87],"transistor":[88,112,165,175],"behavior":[89],"an":[91],"design,":[93],"achieving":[94],"very":[95],"fine":[96],"granularity":[97],"reconfiguration;":[99],"2)":[100],"switches":[102],"are":[104,248],"treated":[105],"as":[106],"component":[109],"during":[110],"emulating,":[113],"optimized":[115],"with":[116,234],"reconfiguration":[118],"matrix;":[119],"3)":[121],"compensation":[122],"ac":[124],"performance":[125],"degradation":[126],"through":[127],"boosting":[128],"bias":[130],"current.":[131],"Based":[132],"on":[133],"these":[134],"principles,":[135],"digitally":[137],"controlled":[138],"PANDA":[139,169,255],"platform":[140],"designed":[142],"at":[143],"45":[144,167,253],"nm":[145,154,168,232,245,254],"node":[146],"can":[148],"map":[149,162],"modules":[151],"across":[152],"22-90":[153],"technology":[155],"nodes.":[156],"systematic":[158],"cell":[170],"proposed,":[172],"which":[173],"achieves":[174],"matching":[177],"accuracy":[178],"less":[180,191,235],"than":[181,192,236],"5%":[182,238],"for":[183,194],"<i":[184,195,202],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[185,188,196,199,203,206],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">I</i>":[186],"<sub":[187,198,205],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">D</sub>":[189],"10%":[193],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">R</i>":[197],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">out</sub>":[200],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">G</i>":[204],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sub>":[207],".":[208],"Circuit":[209],"metrics":[212],"voltage-controlled":[215],"oscillator":[216],"(VCO)":[217],"emulated":[218,250],"by":[219,251],"PANDA,":[220],"match":[221],"those":[223],"original":[226],"designs":[227],"22":[229,244],"90":[231,242],"nodes":[233],"error.":[239],"Several":[240],"other":[241],"blocks":[247],"successfully":[249],"platform,":[256],"including":[257],"folded-cascode":[259],"operational":[260],"amplifier":[261],"sample-and-hold":[264],"module":[265],"(S/H).":[266]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}