{"id":"https://openalex.org/W1989779125","doi":"https://doi.org/10.1109/tcsi.2012.2206509","title":"A 75-dB SNDR, 5-MHz Bandwidth Stage-Shared 2\u20132 MASH $\\Delta \\Sigma$ Modulator Dissipating 16 mW Power","display_name":"A 75-dB SNDR, 5-MHz Bandwidth Stage-Shared 2\u20132 MASH $\\Delta \\Sigma$ Modulator Dissipating 16 mW Power","publication_year":2012,"publication_date":"2012-07-19","ids":{"openalex":"https://openalex.org/W1989779125","doi":"https://doi.org/10.1109/tcsi.2012.2206509","mag":"1989779125"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2012.2206509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2012.2206509","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074610774","display_name":"Ramin Zanbaghi","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramin Zanbaghi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014971774","display_name":"Saurabh Saxena","orcid":"https://orcid.org/0000-0001-5592-054X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saurabh Saxena","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045933551","display_name":"G\u00e1bor C. Temes","orcid":"https://orcid.org/0000-0002-0617-4875"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gabor C. Temes","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015514585","display_name":"T.S. Fiez","orcid":"https://orcid.org/0000-0003-3596-2472"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Terri S. Fiez","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.6077,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.68123469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"59","issue":"8","first_page":"1614","last_page":"1625"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.8524846434593201},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.8462628126144409},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.5968309044837952},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5908824801445007},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5575081706047058},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5391542911529541},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4663383662700653},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.45740368962287903},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4135287404060364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3506256937980652},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.33906808495521545},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32363057136535645},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15784546732902527}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.8524846434593201},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.8462628126144409},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.5968309044837952},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5908824801445007},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5575081706047058},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5391542911529541},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4663383662700653},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.45740368962287903},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4135287404060364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3506256937980652},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33906808495521545},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32363057136535645},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15784546732902527},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2012.2206509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2012.2206509","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W118952169","https://openalex.org/W1485140408","https://openalex.org/W1509148781","https://openalex.org/W1580907320","https://openalex.org/W1602282536","https://openalex.org/W1624641639","https://openalex.org/W2042886828","https://openalex.org/W2097638226","https://openalex.org/W2119405290","https://openalex.org/W2122553668","https://openalex.org/W2136009400","https://openalex.org/W2137562727","https://openalex.org/W2140481264","https://openalex.org/W2149576061","https://openalex.org/W2521745052","https://openalex.org/W2553470552","https://openalex.org/W4301627548","https://openalex.org/W6677283119","https://openalex.org/W6679947703","https://openalex.org/W6729980931"],"related_works":["https://openalex.org/W1976391040","https://openalex.org/W2913428688","https://openalex.org/W2157118673","https://openalex.org/W1624221390","https://openalex.org/W3097708393","https://openalex.org/W2159595243","https://openalex.org/W1991579521","https://openalex.org/W2139704386","https://openalex.org/W2143648845","https://openalex.org/W2542642610"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8,130,140,146],"new":[4],"stage-sharing":[5,106],"technique":[6,28],"in":[7,129],"discrete-time":[9],"(DT)":[10],"2-2":[11,41],"MASH":[12,42],"delta-sigma":[13],"(\u0394\u03a3)":[14],"ADC":[15],"to":[16,104,112],"reduce":[17],"the":[18,34,38,45,56,67,74,77,81,85,92,99,105,114,126],"modulator":[19,43,86,115,127],"power":[20,120],"consumption":[21],"and":[22,55,69,80,94,119],"chip":[23],"die":[24],"area.":[25],"The":[26,40],"proposed":[27,75],"shares":[29],"all":[30],"active":[31],"blocks":[32],"between":[33],"two":[35],"stages":[36],"of":[37,48,58,84,98,149],"modulator.":[39],"utilizes":[44],"second-order":[46],"Chain":[47],"Integrators":[49,59],"with":[50,60,91,145],"Weighted":[51],"Feed-forward":[52],"Summation":[53],"(CIFF)":[54],"Cascade":[57],"Distributed":[61],"Feedback":[62],"Branches":[63],"(CIFB)":[64],"architectures":[65],"for":[66],"first":[68,87,93],"second":[70,78,95,100],"stages,":[71],"respectively.":[72],"Using":[73],"technique,":[76],"integrator":[79,96],"adder":[82],"op-amps":[83,97],"stage":[88],"are":[89,110],"shared":[90],"stage.":[101],"In":[102],"addition":[103],"scheme,":[107],"other":[108],"changes":[109],"introduced":[111],"improve":[113],"dynamic":[116],"range":[117],"(DR)":[118],"dissipation.":[121],"Measurement":[122],"results":[123],"show":[124],"that":[125],"designed":[128],"0.13":[131],"\u03bcm":[132],"CMOS":[133],"technology":[134],"achieves":[135],"75":[136],"dB":[137],"SNDR":[138],"over":[139],"5":[141],"MHz":[142],"signal":[143],"bandwidth":[144],"clock":[147],"frequency":[148],"130":[150],"MHz,":[151],"while":[152],"dissipating":[153],"less":[154],"than":[155],"9":[156],"mW":[157],"analog":[158],"power.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}