{"id":"https://openalex.org/W2094282675","doi":"https://doi.org/10.1109/tcsi.2012.2190669","title":"A Digital Implementation of a Dual-Path Time-to-Time Integrator","display_name":"A Digital Implementation of a Dual-Path Time-to-Time Integrator","publication_year":2012,"publication_date":"2012-04-05","ids":{"openalex":"https://openalex.org/W2094282675","doi":"https://doi.org/10.1109/tcsi.2012.2190669","mag":"2094282675"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2012.2190669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2012.2190669","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071973614","display_name":"Mohammad Ali-Bakhshian","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohammad Ali-Bakhshian","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":1.7187,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.86080335,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"59","issue":"11","first_page":"2578","last_page":"2591"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.9122483730316162},{"id":"https://openalex.org/keywords/trimming","display_name":"Trimming","score":0.6555899381637573},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6411356329917908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6402460336685181},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5531439185142517},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44678959250450134},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4400847852230072},{"id":"https://openalex.org/keywords/response-time","display_name":"Response time","score":0.4220770001411438},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41482245922088623},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2044403851032257},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10696718096733093},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09854215383529663}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.9122483730316162},{"id":"https://openalex.org/C56951928","wikidata":"https://www.wikidata.org/wiki/Q3539213","display_name":"Trimming","level":2,"score":0.6555899381637573},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6411356329917908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6402460336685181},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5531439185142517},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44678959250450134},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4400847852230072},{"id":"https://openalex.org/C19012869","wikidata":"https://www.wikidata.org/wiki/Q578372","display_name":"Response time","level":2,"score":0.4220770001411438},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41482245922088623},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2044403851032257},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10696718096733093},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09854215383529663},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2012.2190669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2012.2190669","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2050476983","https://openalex.org/W2069147258","https://openalex.org/W2089557579","https://openalex.org/W2101509353","https://openalex.org/W2106196142","https://openalex.org/W2108185796","https://openalex.org/W2133787935","https://openalex.org/W2147539712","https://openalex.org/W2153293882","https://openalex.org/W2157194265","https://openalex.org/W2164964876","https://openalex.org/W2520028641","https://openalex.org/W6675141768"],"related_works":["https://openalex.org/W2467235537","https://openalex.org/W4243755427","https://openalex.org/W1493074871","https://openalex.org/W2222099502","https://openalex.org/W2128287377","https://openalex.org/W1979067309","https://openalex.org/W2375590729","https://openalex.org/W2385024427","https://openalex.org/W2978797270","https://openalex.org/W1972676838"],"abstract_inverted_index":{"This":[0,45],"paper":[1],"presents":[2],"an":[3,11],"asynchronous":[4],"digital":[5,24],"technique":[6],"for":[7,101],"the":[8,17,48,52,91,99,120,124],"realization":[9],"of":[10,23,36,93],"integrator":[12,74],"that":[13,89],"takes":[14],"as":[15],"input":[16],"time-difference":[18,30,53],"between":[19,54],"two":[20,55,67,94],"rising":[21],"edges":[22,56],"signals":[25],"and":[26,57,119],"produces":[27],"a":[28,40,62,71,85],"corresponding":[29],"output":[31],"signal.":[32],"The":[33,107],"key":[34],"element":[35],"this":[37],"circuit":[38,46],"is":[39,75,110],"time-memory":[41],"cell":[42],"called":[43],"TLatch.":[44],"has":[47],"ability":[49],"to":[50],"store":[51],"allow":[58],"its":[59],"retrieval":[60],"at":[61],"later":[63],"time.":[64],"By":[65],"using":[66,84],"TLatches":[68],"in":[69,79,112],"parallel,":[70],"dual-path":[72],"high-throughput":[73],"proposed.":[76],"Internal":[77],"mismatches":[78],"delays":[80],"can":[81],"be":[82],"removed":[83],"simple":[86],"calibration":[87],"algorithm":[88],"aligns":[90],"frequency":[92],"internal":[95],"oscillators,":[96],"thereby":[97],"eliminating":[98],"need":[100],"trimming":[102],"or":[103],"any":[104],"reference":[105],"element.":[106],"proposed":[108],"architecture":[109],"fabricated":[111],"1.2":[113],"V":[114],"0.13-\u03bcm":[115],"IBM":[116],"CMOS":[117],"technology":[118],"experimental":[121],"results":[122],"confirm":[123],"integration":[125],"operation.":[126]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}