{"id":"https://openalex.org/W2021536546","doi":"https://doi.org/10.1109/tcsi.2011.2180438","title":"Characterization of Analog Circuits Using Transfer Function Trajectories","display_name":"Characterization of Analog Circuits Using Transfer Function Trajectories","publication_year":2012,"publication_date":"2012-01-25","ids":{"openalex":"https://openalex.org/W2021536546","doi":"https://doi.org/10.1109/tcsi.2011.2180438","mag":"2021536546"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2011.2180438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2180438","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074193859","display_name":"Dimitri De Jonghe","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Dimitri De Jonghe","raw_affiliation_strings":["TheMICAS Laboratories, Department of Electrical Engineering-ESAT, Katholieke Universiteit Leuven, Leuven, Belgium","Dept. of Electr. Eng.-ESAT, Katholieke Univ. Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"TheMICAS Laboratories, Department of Electrical Engineering-ESAT, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Dept. of Electr. Eng.-ESAT, Katholieke Univ. Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Georges Gielen","raw_affiliation_strings":["TheMICAS Laboratories, Department of Electrical Engineering-ESAT, Katholieke Universiteit Leuven, Leuven, Belgium","Dept. of Electr. Eng.-ESAT, Katholieke Univ. Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"TheMICAS Laboratories, Department of Electrical Engineering-ESAT, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Dept. of Electr. Eng.-ESAT, Katholieke Univ. Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5074193859"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":2.6671,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.90082731,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"59","issue":"8","first_page":"1796","last_page":"1804"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.599449872970581},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5588964819908142},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5449160933494568},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.537863552570343},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5255443453788757},{"id":"https://openalex.org/keywords/state-space","display_name":"State space","score":0.4785659611225128},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.4127134680747986},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30273181200027466},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0956035852432251},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09335008263587952}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.599449872970581},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5588964819908142},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5449160933494568},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.537863552570343},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5255443453788757},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.4785659611225128},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.4127134680747986},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30273181200027466},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0956035852432251},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09335008263587952},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2011.2180438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2180438","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1546490615","https://openalex.org/W1570007728","https://openalex.org/W1989542623","https://openalex.org/W1990669383","https://openalex.org/W1998752433","https://openalex.org/W2020908805","https://openalex.org/W2022997559","https://openalex.org/W2031365860","https://openalex.org/W2048497251","https://openalex.org/W2054854615","https://openalex.org/W2086229381","https://openalex.org/W2097958668","https://openalex.org/W2103712032","https://openalex.org/W2105093244","https://openalex.org/W2110073735","https://openalex.org/W2122608783","https://openalex.org/W2139232409","https://openalex.org/W2147661346","https://openalex.org/W2161972857","https://openalex.org/W2165030962","https://openalex.org/W2167848581","https://openalex.org/W2169454816","https://openalex.org/W2170475346","https://openalex.org/W2171353752","https://openalex.org/W2539813776","https://openalex.org/W4234432935","https://openalex.org/W4248405511","https://openalex.org/W4255364734"],"related_works":["https://openalex.org/W2154204858","https://openalex.org/W3209622820","https://openalex.org/W2384522253","https://openalex.org/W2382250648","https://openalex.org/W4232526067","https://openalex.org/W2367363545","https://openalex.org/W2586383879","https://openalex.org/W2067895158","https://openalex.org/W2153408823","https://openalex.org/W2375192119"],"abstract_inverted_index":{"A":[0],"methodology":[1],"is":[2,33,106,136],"presented":[3],"to":[4,40,54,90,126],"characterize":[5],"and":[6,111,115,143],"model":[7],"strongly":[8],"nonlinear":[9,19,66],"behavior":[10],"of":[11,18,69,141],"analog":[12,139],"circuits":[13,96,140],"with":[14,76,81,97,108],"a":[15,24,50,82,122],"compact":[16],"set":[17],"differential":[20],"equations.":[21],"While":[22],"simulating":[23],"circuit":[25,46],"in":[26],"the":[27,30,56,61,70,101,116],"time":[28,37],"domain,":[29],"nodal":[31],"matrix":[32],"extracted":[34],"at":[35],"each":[36],"step,":[38],"similar":[39],"trajectory":[41],"piecewise":[42],"sampling":[43],"(TPW).":[44],"The":[45,86,104,134],"snapshots":[47],"projected":[48],"on":[49],"frequency-state":[51],"space":[52,124],"domain":[53],"facilitate":[55],"regression":[57],"problem,":[58],"based":[59],"upon":[60],"vector":[62],"fitting":[63],"algorithm.":[64],"Strongly":[65],"function":[67],"approximation":[68],"pole-residue":[71],"trajectories":[72],"render":[73],"analytical":[74],"models":[75,117],"very":[77,92],"high":[78],"accuracy,":[79],"even":[80],"limited":[83],"training":[84],"sequence.":[85],"proposed":[87],"method":[88,105,135],"proves":[89],"scale":[91],"well":[93],"for":[94,138],"large":[95,144],"speedups":[98],"that":[99],"exceed":[100],"TPW":[102],"implementation.":[103],"compatible":[107],"SPICE3f5":[109],"netlisting":[110],"commercial":[112],"CMOS":[113],"technologies":[114],"are":[118],"easily":[119],"exported":[120],"as":[121,130],"state":[123],"description":[125],"behavioral":[127],"languages":[128],"such":[129],"VHDL-AMS":[131],"or":[132],"Verilog-AMS.":[133],"validated":[137],"medium":[142],"size.":[145]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}