{"id":"https://openalex.org/W2143449266","doi":"https://doi.org/10.1109/tcsi.2011.2177133","title":"A Mixed Signal (Analog-Digital) Integrator Design","display_name":"A Mixed Signal (Analog-Digital) Integrator Design","publication_year":2012,"publication_date":"2012-01-17","ids":{"openalex":"https://openalex.org/W2143449266","doi":"https://doi.org/10.1109/tcsi.2011.2177133","mag":"2143449266"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2011.2177133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2177133","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104254176","display_name":"Michael D. Bryant","orcid":"https://orcid.org/0000-0002-8695-458X"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael D. Bryant","raw_affiliation_strings":["University of Texas, Austin, TX, USA","University of Texas, Austin, TX. USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas, Austin, TX. USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111453601","display_name":"Shouli Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shouli Yan","raw_affiliation_strings":["University of Texas, Austin, TX, USA","University of Texas, Austin, TX. USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas, Austin, TX. USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Robin Tsang","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robin Tsang","raw_affiliation_strings":["University of Texas, Austin, TX, USA","University of Texas, Austin, TX. USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas, Austin, TX. USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028496493","display_name":"B. Fernandez","orcid":"https://orcid.org/0000-0001-9232-996X"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benito Fernandez","raw_affiliation_strings":["University of Texas, Austin, TX, USA","University of Texas, Austin, TX. USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas, Austin, TX. USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066810549","display_name":"Kalyana Kiran Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Kiran Kumar","raw_affiliation_strings":["University of Texas, Austin, TX, USA","University of Texas, Austin, TX. USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas, Austin, TX. USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0355,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.77467127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"59","issue":"7","first_page":"1409","last_page":"1417"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.9626415967941284},{"id":"https://openalex.org/keywords/integrating-adc","display_name":"Integrating ADC","score":0.8694047927856445},{"id":"https://openalex.org/keywords/op-amp-integrator","display_name":"Op amp integrator","score":0.8132468461990356},{"id":"https://openalex.org/keywords/passive-integrator-circuit","display_name":"Passive integrator circuit","score":0.7900720834732056},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5611751079559326},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5461531281471252},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.5194108486175537},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.5086084604263306},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4804336726665497},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4756191074848175},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45439743995666504},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4471934139728546},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.44324690103530884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39084792137145996},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3680620491504669},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.31593936681747437},{"id":"https://openalex.org/keywords/rc-circuit","display_name":"RC circuit","score":0.26001352071762085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2589532434940338},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.20485827326774597},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.20254680514335632},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.16680192947387695},{"id":"https://openalex.org/keywords/\u0107uk-converter","display_name":"\u0106uk converter","score":0.07661673426628113}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.9626415967941284},{"id":"https://openalex.org/C140020054","wikidata":"https://www.wikidata.org/wiki/Q6043185","display_name":"Integrating ADC","level":5,"score":0.8694047927856445},{"id":"https://openalex.org/C159606330","wikidata":"https://www.wikidata.org/wiki/Q3799294","display_name":"Op amp integrator","level":5,"score":0.8132468461990356},{"id":"https://openalex.org/C30839866","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Passive integrator circuit","level":5,"score":0.7900720834732056},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5611751079559326},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5461531281471252},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.5194108486175537},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.5086084604263306},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4804336726665497},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4756191074848175},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45439743995666504},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4471934139728546},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.44324690103530884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39084792137145996},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3680620491504669},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.31593936681747437},{"id":"https://openalex.org/C39394816","wikidata":"https://www.wikidata.org/wiki/Q939318","display_name":"RC circuit","level":4,"score":0.26001352071762085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2589532434940338},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.20485827326774597},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.20254680514335632},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.16680192947387695},{"id":"https://openalex.org/C100329506","wikidata":"https://www.wikidata.org/wiki/Q336439","display_name":"\u0106uk converter","level":4,"score":0.07661673426628113},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2011.2177133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2177133","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1495247771","https://openalex.org/W1530052049","https://openalex.org/W1539859753","https://openalex.org/W1557569426","https://openalex.org/W1560102289","https://openalex.org/W1595218357","https://openalex.org/W1597620877","https://openalex.org/W1607942592","https://openalex.org/W1797388846","https://openalex.org/W1974712638","https://openalex.org/W1981884582","https://openalex.org/W2043862211","https://openalex.org/W2046857741","https://openalex.org/W2085373675","https://openalex.org/W2098774299","https://openalex.org/W2107052233","https://openalex.org/W2145670813","https://openalex.org/W2157742260","https://openalex.org/W2161900857","https://openalex.org/W2164798594","https://openalex.org/W2164895097","https://openalex.org/W2171145468","https://openalex.org/W2505991031","https://openalex.org/W2543769604","https://openalex.org/W2924728397","https://openalex.org/W4210621539","https://openalex.org/W6633269716"],"related_works":["https://openalex.org/W2388167301","https://openalex.org/W2130119779","https://openalex.org/W2090668620","https://openalex.org/W2065081920","https://openalex.org/W2368860006","https://openalex.org/W2058962136","https://openalex.org/W2517094076","https://openalex.org/W2032779953","https://openalex.org/W2143449266","https://openalex.org/W4306148467"],"abstract_inverted_index":{"Presented":[0],"is":[1,76,90],"a":[2,5,11,27,64,102,142,193],"design":[3],"of":[4,10,40,69,82,123],"mixed":[6,146],"signal":[7,147],"integrator,":[8,85],"consisting":[9],"traditional":[12],"analog":[13,42,53,58,84,128,158],"integrator":[14,59,109,129,148,159],"(op-amp":[15],"with":[16,21,47],"capacitor":[17,29,81],"in":[18,52,101],"feedback)":[19],"augmented":[20],"comparators,":[22],"logic,":[23],"counter":[24,88,117],"registers,":[25],"and":[26,35,54,86,126,178,182],"precharged":[28],"that":[30,161],"can":[31],"be":[32,138],"switched":[33],"into,":[34],"out":[36],"of,":[37],"the":[38,41,73,79,83,87,96,108,116,120,124,127,135,164,197],"input":[39,180],"integrator.":[43],"This":[44],"device":[45],"integrates":[46],"analog,":[48],"but":[49],"stores":[50],"results":[51],"digital.":[55],"Whenever":[56],"an":[57,67],"voltage":[60,75,98],"equals":[61],"or":[62,92,187],"exceeds":[63],"threshold":[65,74,97],"voltage,":[66],"amount":[68],"charge":[70],"equivalent":[71],"to":[72,111,137,173],"cleared":[77],"from":[78],"feedback":[80],"register":[89,118],"incremented":[91],"decremented":[93],"accordingly.":[94],"With":[95],"representing":[99],"one":[100],"counting":[103],"system,":[104],"these":[105],"actions":[106],"convert":[107],"contents":[110],"\u00b11.":[112],"At":[113],"any":[114,131],"instant,":[115],"holds":[119,130],"integer":[121],"portion":[122],"integral,":[125],"fractional":[132],"portion,":[133],"permitting":[134],"integral":[136,150],"internally":[139],"stored":[140],"as":[141],"real":[143],"number.":[144],"The":[145],"accumulates":[149],"beyond":[151],"supply":[152],"rails":[153],"without":[154],"op-amp":[155],"saturation;":[156],"has":[157],"bandwidth":[160],"extends":[162],"into":[163],"limited":[165],"gain":[166],"low":[167,174],"frequency":[168],"region;":[169],"avoids":[170],"drift":[171],"due":[172],"pass":[175],"filter":[176],"effects":[177],"unbalanced":[179],"biases;":[181],"exhibits":[183],"no":[184],"sampled":[185],"data":[186],"discrete":[188],"system":[189],"effects.":[190],"Tests":[191],"on":[192],"PCB":[194],"prototype":[195],"verified":[196],"design.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}