{"id":"https://openalex.org/W2165952864","doi":"https://doi.org/10.1109/tcsi.2011.2163893","title":"All-Digital Circuit-Level Dynamic Variation Monitor for Silicon Debug and Adaptive Clock Control","display_name":"All-Digital Circuit-Level Dynamic Variation Monitor for Silicon Debug and Adaptive Clock Control","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2165952864","doi":"https://doi.org/10.1109/tcsi.2011.2163893","mag":"2165952864"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2011.2163893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2163893","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014850579","display_name":"Keith Bowman","orcid":"https://orcid.org/0000-0002-7638-9783"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keith A. Bowman","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112838079","display_name":"Carlos Tokunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carlos Tokunaga","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James W. Tschanz","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091408102","display_name":"Arijit Raychowdhury","orcid":"https://orcid.org/0000-0001-8391-0576"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arijit Raychowdhury","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036997390","display_name":"Muhammad Khellah","orcid":"https://orcid.org/0000-0001-9651-5639"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad M. Khellah","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065471436","display_name":"Bibiche Geuskens","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bibiche M. Geuskens","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113526607","display_name":"Shih\u2010Lien L. Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien L. Lu","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043332479","display_name":"Paolo Aseron","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paolo A. Aseron","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016416631","display_name":"Tanay Karnik","orcid":"https://orcid.org/0000-0003-0072-1492"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanay Karnik","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek K. De","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.7278,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.93728846,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"58","issue":"9","first_page":"2017","last_page":"2025"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5500431060791016},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48743417859077454},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.4420069754123688},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20173338055610657},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08513987064361572}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5500431060791016},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48743417859077454},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.4420069754123688},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20173338055610657},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08513987064361572}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2011.2163893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2163893","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1911029421","https://openalex.org/W1981411441","https://openalex.org/W1993986066","https://openalex.org/W2001894083","https://openalex.org/W2015917466","https://openalex.org/W2051846227","https://openalex.org/W2074534619","https://openalex.org/W2079706534","https://openalex.org/W2082715750","https://openalex.org/W2105628848","https://openalex.org/W2111944961","https://openalex.org/W2114586573","https://openalex.org/W2116295078","https://openalex.org/W2122488218","https://openalex.org/W2139642492","https://openalex.org/W2141425839","https://openalex.org/W2146410479","https://openalex.org/W2152338756","https://openalex.org/W2156667996","https://openalex.org/W2159719035","https://openalex.org/W2167541720","https://openalex.org/W2788706082","https://openalex.org/W6640006728","https://openalex.org/W6670518604","https://openalex.org/W6670984688"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W362492756"],"abstract_inverted_index":{"A":[0],"45":[1],"nm":[2],"microprocessor":[3,68,227],"integrates":[4],"an":[5,78,200],"all-digital":[6],"dynamic":[7,17],"variation":[8],"monitor":[9],"(DVM)":[10],"to":[11,23,44,120,142,168,205,222,228,230],"continuously":[12],"measure":[13,45],"the":[14,65,98,117,129,134,169,186,189,196,208,213,217,226,231],"impact":[15],"of":[16,34,132,149,173,188],"parameter":[18],"variations":[19],"on":[20],"circuit-level":[21],"performance":[22],"enhance":[24],"silicon":[25,157,192],"debug":[26],"and":[27,42,171],"adaptive":[28,201],"clock":[29,70,202,209],"control.":[30],"The":[31,101],"DVM":[32,66,130,190,197],"consists":[33],"a":[35,39,54,84,94,112,121,146,174],"tunable":[36],"replica":[37],"circuit,":[38],"time-to-digital":[40],"converter,":[41],"multiplexers":[43],"circuit":[46,82,204],"delay":[47],"or":[48],"frequency":[49,71,210],"changes":[50],"with":[51,67,199],"less":[52],"than":[53],"1%":[55,144],"measured":[56],"resolution":[57],"error":[58],"while":[59,115],"capturing":[60],"clock-to-data":[61],"correlations.":[62],"In":[63,194],"validating":[64],"maximum":[69,235],"(F":[72],"<sub":[73,88,103,138,151,162,177],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[74,89,104,139,152,163,178],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">MAX</sub>":[75,105,140,164],")":[76,91],"measurements,":[77],"on-die":[79],"noise":[80],"injector":[81],"induces":[83],"supply":[85],"voltage":[86],"(V":[87],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">CC</sub>":[90,153,179],"droop":[92,118,154,180],"at":[93],"particular":[95],"cycle":[96,123],"in":[97,216,220],"test":[99],"program.":[100],"F":[102,137,161],"measurement":[106],"is":[107,165],"then":[108],"repeated":[109],"for":[110,145,191,234],"over":[111],"thousand":[113],"iterations":[114],"shifting":[116],"placement":[119,170],"different":[122],"per":[124],"iteration.":[125],"Silicon":[126],"measurements":[127,158],"demonstrate":[128],"capability":[131],"tracking":[133],"worst":[135],"case":[136],"reduction":[141],"within":[143],"wide":[147],"range":[148],"V":[150,176],"profiles.":[155],"Furthermore,":[156],"reveal":[159],"that":[160],"highly":[166],"sensitive":[167],"magnitude":[172],"high-frequency":[175],"during":[181],"program":[182],"execution,":[183],"thus":[184],"highlighting":[185],"value":[187],"debug.":[193],"addition,":[195],"interfaces":[198],"control":[203],"dynamically":[206],"adjust":[207],"by":[211],"changing":[212],"divide":[214],"ratio":[215],"phase-locked":[218],"loop":[219],"response":[221],"persistent":[223],"variations,":[224],"enabling":[225],"adapt":[229],"operating":[232],"environment":[233],"efficiency.":[236]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}