{"id":"https://openalex.org/W2016473864","doi":"https://doi.org/10.1109/tcsi.2011.2162465","title":"Equalizer Design and Performance Trade-Offs in ADC-Based Serial Links","display_name":"Equalizer Design and Performance Trade-Offs in ADC-Based Serial Links","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2016473864","doi":"https://doi.org/10.1109/tcsi.2011.2162465","mag":"2016473864"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2011.2162465","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2162465","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015393579","display_name":"Jaeha Kim","orcid":"https://orcid.org/0000-0003-2237-3134"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jaeha Kim","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061515203","display_name":"E-Hung Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.-Hung Chen","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102168254","display_name":"Jihong Ren","orcid":"https://orcid.org/0000-0001-7583-6919"},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jihong Ren","raw_affiliation_strings":["Rambus, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065650958","display_name":"Brian Leibowitz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian S. Leibowitz","raw_affiliation_strings":["Rambus, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061324206","display_name":"Patrick Satarzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Satarzadeh","raw_affiliation_strings":["Rambus, Inc., Sunnyvale, CA, USA","Texas Instruments, Inc., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210095722"]},{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043531506","display_name":"Jared Zerbe","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jared L. Zerbe","raw_affiliation_strings":["Rambus, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088500459","display_name":"Chih-Kong Ken Yang","orcid":"https://orcid.org/0000-0002-2993-7724"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chih-Kong Ken Yang","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5015393579"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":2.9666886,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.90103716,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"58","issue":"9","first_page":"2096","last_page":"2107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.6872881650924683},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6473100185394287},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5961236953735352},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5814889669418335},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.5196667909622192},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49092844128608704},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.4856468439102173},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3680538237094879},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.24256309866905212},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2148522436618805},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18767613172531128},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13191884756088257},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08838653564453125}],"concepts":[{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.6872881650924683},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6473100185394287},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5961236953735352},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5814889669418335},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.5196667909622192},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49092844128608704},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.4856468439102173},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3680538237094879},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.24256309866905212},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2148522436618805},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18767613172531128},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13191884756088257},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08838653564453125},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2011.2162465","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2162465","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323900","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2016473864","https://openalex.org/W2017808397","https://openalex.org/W2081870816","https://openalex.org/W2098228558","https://openalex.org/W2099621533","https://openalex.org/W2099929920","https://openalex.org/W2119827200","https://openalex.org/W2125135994","https://openalex.org/W2132616434","https://openalex.org/W2132870761","https://openalex.org/W2133887930","https://openalex.org/W2137078125","https://openalex.org/W2142698693","https://openalex.org/W2156389370","https://openalex.org/W2167180875","https://openalex.org/W2172017172","https://openalex.org/W4235468000","https://openalex.org/W6644863192","https://openalex.org/W6678487489","https://openalex.org/W6683130681"],"related_works":["https://openalex.org/W3099531851","https://openalex.org/W2142856902","https://openalex.org/W2317728138","https://openalex.org/W2000372772","https://openalex.org/W2387896425","https://openalex.org/W1587587577","https://openalex.org/W2142667731","https://openalex.org/W2048167795","https://openalex.org/W2214328014","https://openalex.org/W2078397646"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,32,47,58,72,98,104,127,131,144,154,164],"performance":[4],"benefit":[5],"of":[6,22,27,74,133,147],"using":[7],"nonuniformly":[8],"quantized":[9],"ADCs":[10],"for":[11],"implementing":[12],"high-speed":[13],"serial":[14],"receivers":[15],"with":[16,139],"decision-feedback":[17],"equalization":[18],"(DFE).":[19],"A":[20],"way":[21],"determining":[23],"an":[24,78],"optimal":[25],"set":[26,45],"ADC":[28,137],"thresholds":[29],"to":[30],"achieve":[31,130],"minimum":[33],"bit-error":[34],"rate":[35],"(BER)":[36],"is":[37,87],"described,":[38],"which":[39],"can":[40,129,151],"yield":[41],"a":[42,75,110,134],"very":[43],"different":[44],"from":[46,97,109],"one":[48],"that":[49,56,126],"minimizes":[50],"signal":[51],"quantization":[52],"errors.":[53],"By":[54],"recognizing":[55],"both":[57],"loop-unrolling":[59],"DFE":[60,64,84,100],"receiver":[61,65,86,91,101,114],"and":[62,106,121],"ADC-based":[63,113],"decide":[66],"each":[67],"received":[68],"bit":[69],"based":[70],"upon":[71],"result":[73],"single":[76],"slicer,":[77],"efficient":[79],"architecture":[80],"named":[81],"reduced-slicer":[82],"partial-response":[83],"(RS-PRDFE)":[85],"proposed.":[88],"The":[89],"RS-PRDFE":[90,128,159],"eliminates":[92],"redundant":[93],"or":[94],"unused":[95],"slicers":[96],"previous":[99],"implementations.":[102],"Both":[103],"simulation":[105],"measurement":[107],"results":[108],"10":[111],"Gb/s":[112],"fabricated":[115],"in":[116,158,168],"65":[117],"nm":[118],"CMOS":[119],"technology":[120],"multiple":[122],"backplane":[123],"channels":[124],"demonstrate":[125],"BER":[132],"3-4-bit":[135],"uniform":[136],"only":[138,162],"4":[140],"data":[141],"slicers.":[142],"Also,":[143],"combined":[145],"use":[146],"linear":[148],"equalizers":[149],"(LEs)":[150],"further":[152],"reduce":[153],"required":[155],"slicer":[156],"count":[157],"receivers,":[160],"but":[161],"when":[163],"LEs":[165],"are":[166],"realized":[167],"analog":[169],"domain.":[170]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}