{"id":"https://openalex.org/W1973070989","doi":"https://doi.org/10.1109/tcsi.2011.2161411","title":"Anti-Imaging Time-Mode Filter Design Using a PLL Structure With Transfer Function DFT","display_name":"Anti-Imaging Time-Mode Filter Design Using a PLL Structure With Transfer Function DFT","publication_year":2011,"publication_date":"2011-09-12","ids":{"openalex":"https://openalex.org/W1973070989","doi":"https://doi.org/10.1109/tcsi.2011.2161411","mag":"1973070989"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2011.2161411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2161411","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000822442","display_name":"Sadok Aouini","orcid":"https://orcid.org/0000-0002-6303-705X"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sadok Aouini","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","Integrated Microsyst. Lab., McGill Univ., Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsyst. Lab., McGill Univ., Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072016671","display_name":"Kun Chuai","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kun Chuai","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","Integrated Microsyst. Lab., McGill Univ., Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsyst. Lab., McGill Univ., Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","Integrated Microsyst. Lab., McGill Univ., Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsyst. Lab., McGill Univ., Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":1.5976,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.84072999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"59","issue":"1","first_page":"66","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9879000186920166,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8251646757125854},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7481464147567749},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.611985445022583},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.5858378410339355},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5600876808166504},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5600646734237671},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5467143058776855},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.5051692128181458},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4804924726486206},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4745151400566101},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.4579223096370697},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.45454949140548706},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.45193493366241455},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.439786821603775},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.43879881501197815},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4279553294181824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3803904950618744},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.2565253973007202},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19649022817611694},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12430867552757263},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11866924166679382},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.11028861999511719}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8251646757125854},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7481464147567749},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.611985445022583},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.5858378410339355},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5600876808166504},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5600646734237671},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5467143058776855},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.5051692128181458},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4804924726486206},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4745151400566101},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.4579223096370697},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.45454949140548706},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.45193493366241455},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.439786821603775},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.43879881501197815},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4279553294181824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3803904950618744},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.2565253973007202},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19649022817611694},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12430867552757263},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11866924166679382},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.11028861999511719},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2011.2161411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2161411","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1479678754","https://openalex.org/W1483669141","https://openalex.org/W1487557653","https://openalex.org/W1594101521","https://openalex.org/W1998284495","https://openalex.org/W2084128131","https://openalex.org/W2084208879","https://openalex.org/W2089557579","https://openalex.org/W2097562675","https://openalex.org/W2098405785","https://openalex.org/W2127374285","https://openalex.org/W2134245421","https://openalex.org/W2143840301","https://openalex.org/W2152338756","https://openalex.org/W2153004226","https://openalex.org/W2164964876","https://openalex.org/W2799067801","https://openalex.org/W4247948099","https://openalex.org/W4301627548"],"related_works":["https://openalex.org/W3090593676","https://openalex.org/W1486070987","https://openalex.org/W2097407725","https://openalex.org/W1600405202","https://openalex.org/W2558244976","https://openalex.org/W2548491887","https://openalex.org/W2074798336","https://openalex.org/W2955641057","https://openalex.org/W2031274516","https://openalex.org/W1517311599"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,86,110],"pole-zero":[4],"placement":[5],"approach":[6,115],"for":[7,12,19,116],"designing":[8],"arbitrary-order":[9],"time-mode":[10,27,74,123],"filters":[11,28,124],"anti-imaging":[13],"(reconstruction)":[14],"applications.":[15],"One":[16],"application":[17],"is":[18,81,91,129],"phase-domain":[20],"sigma-delta":[21],"modulation":[22],"involving":[23,39],"digital-to-time":[24],"converters.":[25],"The":[26,47],"are":[29,76],"constructed":[30],"from":[31],"an":[32,40,101],"th-order":[33],"type-II":[34],"PLL":[35,52,80],"single-loop":[36],"feedback":[37],"structure":[38],"active":[41],"loop":[42],"filter":[43,75],"of":[44,51,62,72,122],"order":[45],".":[46],"tradeoffs":[48],"in":[49],"terms":[50],"order,":[53],"noise":[54,68],"bandwidth,":[55],"settling-":[56],"and":[57,59,83,90,125],"lock-time,":[58],"the":[60,63,70,73,95,118],"impact":[61],"voltage-controlled":[64],"oscillator":[65],"(VCO)":[66],"phase":[67,103],"on":[69,85],"performance":[71],"investigated.":[77],"A":[78],"sixth-order":[79],"designed":[82],"fabricated":[84],"printed":[87],"circuit":[88],"board":[89],"used":[92],"to":[93,109],"validate":[94],"proposed":[96],"synthesis":[97],"method.":[98],"In":[99],"addition,":[100],"all-digital":[102],"stimulus":[104],"generation":[105],"method":[106],"well":[107],"suited":[108],"digital":[111],"scan-based":[112],"design-for-test":[113],"(DFT)":[114],"testing":[117],"frequency":[119],"response":[120],"behavior":[121],"other":[126],"PLL-based":[127],"designs":[128],"proposed.":[130]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}