{"id":"https://openalex.org/W2129463322","doi":"https://doi.org/10.1109/tcsi.2011.2150890","title":"State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS","display_name":"State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS","publication_year":2011,"publication_date":"2011-06-17","ids":{"openalex":"https://openalex.org/W2129463322","doi":"https://doi.org/10.1109/tcsi.2011.2150890","mag":"2129463322"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2011.2150890","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2150890","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["Electronics Research Laboratory, Department of Microelectronics/DIMES, Faculty of EEMCS, Technische Universiteit Delft, Delft, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Research Laboratory, Department of Microelectronics/DIMES, Faculty of EEMCS, Technische Universiteit Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5027017637"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":8.2543,"has_fulltext":false,"cited_by_count":70,"citation_normalized_percentile":{"value":0.97880087,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"58","issue":"7","first_page":"1497","last_page":"1510"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6517902612686157},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6071153283119202},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5634647607803345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5009047985076904},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.4703117907047272},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.453662246465683},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.4317474961280823},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42990028858184814},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3545328378677368},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.31080877780914307},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10013565421104431}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6517902612686157},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6071153283119202},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5634647607803345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5009047985076904},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.4703117907047272},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.453662246465683},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.4317474961280823},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42990028858184814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3545328378677368},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.31080877780914307},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10013565421104431},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2011.2150890","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2011.2150890","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W1544882865","https://openalex.org/W1966353364","https://openalex.org/W1969163756","https://openalex.org/W1979300272","https://openalex.org/W1981928238","https://openalex.org/W2004688320","https://openalex.org/W2008857137","https://openalex.org/W2017690880","https://openalex.org/W2041412774","https://openalex.org/W2070507767","https://openalex.org/W2084208879","https://openalex.org/W2098011477","https://openalex.org/W2101407119","https://openalex.org/W2103429594","https://openalex.org/W2104597884","https://openalex.org/W2108185796","https://openalex.org/W2108273739","https://openalex.org/W2110635581","https://openalex.org/W2113319198","https://openalex.org/W2124012500","https://openalex.org/W2130227819","https://openalex.org/W2136750748","https://openalex.org/W2137473701","https://openalex.org/W2138287965","https://openalex.org/W2139828250","https://openalex.org/W2150224811","https://openalex.org/W2151494083","https://openalex.org/W2151659230","https://openalex.org/W2152144298","https://openalex.org/W2153186149","https://openalex.org/W2153267648","https://openalex.org/W2160797709","https://openalex.org/W2162504624","https://openalex.org/W2163630970","https://openalex.org/W2164254273","https://openalex.org/W2166115090","https://openalex.org/W2167973072","https://openalex.org/W2177833654","https://openalex.org/W2280387905","https://openalex.org/W2532945253","https://openalex.org/W2544110805","https://openalex.org/W2544392659","https://openalex.org/W2569659361","https://openalex.org/W6642599798","https://openalex.org/W6675463404","https://openalex.org/W6676124033","https://openalex.org/W6680932383"],"related_works":["https://openalex.org/W1528236714","https://openalex.org/W1965661558","https://openalex.org/W2166132694","https://openalex.org/W2022516851","https://openalex.org/W2338368885","https://openalex.org/W4281992395","https://openalex.org/W2121989177","https://openalex.org/W789323615","https://openalex.org/W2051966131","https://openalex.org/W2771468591"],"abstract_inverted_index":{"The":[0,152],"past":[1],"several":[2],"years":[3],"have":[4,42],"successfully":[5],"brought":[6],"all-digital":[7,128],"techniques":[8,159],"to":[9,48,89,100,104,160],"the":[10,21,26,39,58,66,71,85,91,107,115,119,132,142,150],"RF":[11,40,92,110,134],"frequency":[12,129,170],"synthesis,":[13],"which":[14],"could":[15,80],"arguably":[16],"be":[17],"considered":[18],"one":[19],"of":[20,25,53,61,73,109,118,141,149,169],"last":[22],"strong":[23],"bastions":[24],"traditionally-analog":[27],"design":[28],"approaches.":[29],"With":[30,57],"their":[31],"high":[32,35],"sensitivity":[33],"and":[34,65,76,145,167],"dynamic":[36],"range":[37],"requirements,":[38],"circuits":[41],"long":[43],"had":[44],"a":[45,139,147,156],"good":[46],"excuse":[47],"avoid":[49],"any":[50],"possible":[51],"source":[52],"digital":[54,78,95,102],"switching":[55],"activity.":[56],"constant":[59],"scaling":[60],"CMOS":[62],"feature":[63],"size":[64],"merciless":[67],"push":[68],"for":[69],"integration,":[70],"existence":[72],"almost":[74],"free":[75],"powerful":[77],"logic":[79],"not":[81],"go":[82],"unnoticed.":[83],"Hence,":[84],"environment":[86],"was":[87],"ripe":[88],"transform":[90],"functions":[93],"into":[94],"realizations,":[96],"as":[97,99],"well":[98],"apply":[101],"assistance":[103],"help":[105],"with":[106,131],"performance":[108,135],"circuits.":[111],"This":[112],"paper":[113,153],"revisits":[114],"digitization":[116],"journey":[117],"traditional":[120],"charge-pump":[121],"PLL":[122],"that":[123],"has":[124],"resulted":[125],"in":[126],"an":[127],"synthesizer":[130],"best-in-class":[133],"while":[136],"occupying":[137],"only":[138],"fraction":[140,148],"silicon":[143],"area":[144],"consuming":[146],"power.":[151],"also":[154],"offers":[155],"few":[157],"novel":[158],"further":[161],"improve":[162],"area,":[163],"current":[164],"consumption,":[165],"testability,":[166],"reliability":[168],"synthesizers.":[171]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":13}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}