{"id":"https://openalex.org/W2128170331","doi":"https://doi.org/10.1109/tcsi.2010.2103170","title":"A DCVSL Delay Cell for Fast Low Power Frequency Synthesis Applications","display_name":"A DCVSL Delay Cell for Fast Low Power Frequency Synthesis Applications","publication_year":2011,"publication_date":"2011-01-28","ids":{"openalex":"https://openalex.org/W2128170331","doi":"https://doi.org/10.1109/tcsi.2010.2103170","mag":"2128170331"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2010.2103170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2103170","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083694356","display_name":"Didem Turker","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Didem Z. Turker","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil P. Khatri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019857998","display_name":"E. S\u00e1nchez\u2010Sinencio","orcid":"https://orcid.org/0000-0003-2116-1842"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edgar Sanchez-Sinencio","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":4.5266,"has_fulltext":false,"cited_by_count":63,"citation_normalized_percentile":{"value":0.94992601,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"58","issue":"6","first_page":"1225","last_page":"1238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.643182635307312},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5990502238273621},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.5457928776741028},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5350773334503174},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4866403043270111},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.4811866879463196},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.47732311487197876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4739508628845215},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46939438581466675},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.44052261114120483},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42180928587913513},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.41824784874916077},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4036671817302704},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2951057255268097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26252657175064087},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.26195400953292847},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24747541546821594}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.643182635307312},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5990502238273621},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.5457928776741028},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5350773334503174},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4866403043270111},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.4811866879463196},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.47732311487197876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4739508628845215},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46939438581466675},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.44052261114120483},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42180928587913513},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.41824784874916077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4036671817302704},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2951057255268097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26252657175064087},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.26195400953292847},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24747541546821594}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2010.2103170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2103170","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1762785512","https://openalex.org/W1974393310","https://openalex.org/W1977248117","https://openalex.org/W2000068870","https://openalex.org/W2000260960","https://openalex.org/W2028081350","https://openalex.org/W2028717752","https://openalex.org/W2033908335","https://openalex.org/W2034484545","https://openalex.org/W2046641314","https://openalex.org/W2079016261","https://openalex.org/W2097154741","https://openalex.org/W2102527495","https://openalex.org/W2108396794","https://openalex.org/W2118477157","https://openalex.org/W2123597521","https://openalex.org/W2127325002","https://openalex.org/W2127538548","https://openalex.org/W2129102770","https://openalex.org/W2134067926","https://openalex.org/W2135441328","https://openalex.org/W2147843481","https://openalex.org/W2150131024","https://openalex.org/W2150731325","https://openalex.org/W2159745870","https://openalex.org/W2161793695","https://openalex.org/W2163341790","https://openalex.org/W2172018329","https://openalex.org/W3142526730","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2071456338","https://openalex.org/W2068617277","https://openalex.org/W2147843481","https://openalex.org/W1999587506","https://openalex.org/W2509970048","https://openalex.org/W2144538799","https://openalex.org/W2333874042","https://openalex.org/W2041565177","https://openalex.org/W2093593803","https://openalex.org/W1988741898"],"abstract_inverted_index":{"In":[0],"this":[1,134],"paper,":[2],"a":[3,54,86,137,215,233],"low-cost,":[4],"power":[5,179,237,269],"efficient":[6],"and":[7,29,33,38,50,53,76,95,164,191,248,267],"fast":[8],"Differential":[9],"Cascode":[10],"Voltage-Switch-Logic":[11],"(DCVSL)":[12],"based":[13,174],"delay":[14,31,139,166],"cell":[15,24],"(named":[16],"DCVSL-R)":[17],"is":[18,136],"proposed.":[19],"We":[20,153],"use":[21],"the":[22,106,112,143,171,181,185,207,256,263],"DCVSL-R":[23,103,119,165,173,200],"to":[25,43,64,205,240],"implement":[26,154,206],"high":[27,208],"frequency":[28,39,188,209,218],"power-critical":[30],"cells":[32],"flip-flops":[34],"of":[35,108,133,145,214],"ring":[36],"oscillators":[37],"dividers.":[40],"When":[41,62],"compared":[42,63,239],"TSPC,":[44],"DCVSL":[45,82,109,146,163,182],"circuits":[46,83,147,201],"offer":[47,67],"small":[48],"input":[49],"clock":[51],"capacitance":[52],"symmetric":[55],"differential":[56,129],"loading":[57],"for":[58,128,184],"previous":[59],"RF":[60,252],"stages.":[61],"CML,":[65],"they":[66],"low":[68],"transistor":[69],"count,":[70],"no":[71,77],"headroom":[72],"limitation,":[73],"rail-to-rail":[74],"swing":[75],"static":[78],"current":[79],"consumption.":[80],"However,":[81],"suffer":[84],"from":[85],"large":[87],"low-to-high":[88],"propagation":[89,114],"delay,":[90,115],"which":[91,125],"limits":[92],"their":[93],"speed":[94,144],"results":[96],"in":[97,158,220,236,274],"asymmetrical":[98],"output":[99,123],"waveforms.":[100],"The":[101,224,251],"proposed":[102,172],"circuit":[104],"embodies":[105],"benefits":[107],"while":[110],"reducing":[111],"total":[113],"achieving":[116],"faster":[117],"operation.":[118],"also":[120,203],"generates":[121],"symmetrical":[122],"waveforms":[124],"are":[126,202],"critical":[127],"circuits.":[130],"Another":[131],"contribution":[132],"work":[135],"closed-form":[138],"model":[140],"that":[141,170,254],"predicts":[142],"with":[148,162,244],"8%":[149],"worst":[150],"case":[151],"accuracy.":[152],"two":[155],"ring-oscillator-based":[156],"VCOs":[157],"0.13":[159],"\u03bcm":[160,222],"technology":[161],"cells.":[167],"Measurements":[168],"show":[169],"VCO":[175,183],"consumes":[176,226,258],"30%":[177],"less":[178],"than":[180],"same":[186,192],"oscillation":[187],"(2.4":[189],"GHz)":[190],"phase":[193],"noise":[194],"(-113":[195],"dBc/Hz":[196],"at":[197,230],"10":[198],"MHz).":[199],"used":[204],"dual":[210],"modulus":[211],"prescaler":[212],"(DMP)":[213],"2.4":[216],"GHz":[217],"synthesizer":[219],"0.18":[221],"technology.":[223],"DMP":[225,257,266],"only":[227,259],"0.8":[228],"mW":[229],"2.48":[231],"GHz,":[232],"40%":[234],"reduction":[235],"when":[238],"other":[241],"reported":[242],"DMPs":[243],"similar":[245,272],"division":[246],"ratios":[247],"operating":[249],"frequencies.":[250],"buffer":[253,268],"drives":[255],"0.27":[260],"mW,":[261],"demonstrating":[262],"lowest":[264],"combined":[265],"consumption":[270],"among":[271],"synthesizers":[273],"literature.":[275]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}