{"id":"https://openalex.org/W2162581383","doi":"https://doi.org/10.1109/tcsi.2010.2090570","title":"Design-Oriented Analysis of Circuits With Equality Constraints","display_name":"Design-Oriented Analysis of Circuits With Equality Constraints","publication_year":2011,"publication_date":"2011-01-03","ids":{"openalex":"https://openalex.org/W2162581383","doi":"https://doi.org/10.1109/tcsi.2010.2090570","mag":"2162581383"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2010.2090570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2090570","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017666716","display_name":"Igor Vytyaz","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Igor Vytyaz","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036789252","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-6233-8934"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Hanumolu","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087380835","display_name":"Kartikeya Mayaram","orcid":"https://orcid.org/0000-0003-0383-7589"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kartikeya Mayaram","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17110364,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"58","issue":"5","first_page":"1089","last_page":"1098"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.661602258682251},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.6088700294494629},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5915340781211853},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.565760612487793},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.4531356692314148},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4484189748764038},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34916359186172485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1910749077796936},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16190287470817566},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10644334554672241}],"concepts":[{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.661602258682251},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.6088700294494629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5915340781211853},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.565760612487793},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.4531356692314148},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4484189748764038},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34916359186172485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1910749077796936},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16190287470817566},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10644334554672241},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2010.2090570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2090570","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.49000000953674316,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1485946213","https://openalex.org/W1495851026","https://openalex.org/W1564201208","https://openalex.org/W1568666422","https://openalex.org/W1844357863","https://openalex.org/W1973615069","https://openalex.org/W1983077080","https://openalex.org/W2006846272","https://openalex.org/W2011890482","https://openalex.org/W2034484545","https://openalex.org/W2118565267","https://openalex.org/W2121261238","https://openalex.org/W2126442888","https://openalex.org/W2135435365","https://openalex.org/W2136938727","https://openalex.org/W2138145598","https://openalex.org/W2147617533","https://openalex.org/W2186590998","https://openalex.org/W2443947004","https://openalex.org/W2478040551","https://openalex.org/W3147616483","https://openalex.org/W4235529518","https://openalex.org/W4235576856","https://openalex.org/W4235757444"],"related_works":["https://openalex.org/W2356048238","https://openalex.org/W2728962687","https://openalex.org/W2100955979","https://openalex.org/W1984812621","https://openalex.org/W1977988436","https://openalex.org/W2383563100","https://openalex.org/W2393658466","https://openalex.org/W2018705424","https://openalex.org/W4248234938","https://openalex.org/W2130884314"],"abstract_inverted_index":{"This":[0,13],"paper":[1],"presents":[2],"a":[3,37],"design-oriented":[4],"circuit":[5,17,25,39],"analysis":[6,14,52,61,76],"that":[7,34,73],"is":[8,46,66],"augmented":[9],"with":[10,53,62],"design":[11,32,63],"constraints.":[12],"computes":[15],"the":[16,22,29,49],"response":[18],"and":[19,55],"also":[20],"finds":[21],"values":[23],"of":[24,31,43],"parameters":[26],"(equal":[27],"to":[28],"number":[30],"specifications)":[33],"result":[35],"in":[36],"specified":[38],"performance.":[40],"An":[41],"application":[42],"this":[44],"approach":[45],"demonstrated":[47],"for":[48],"periodic":[50],"steady-state":[51],"shooting":[54],"finite":[56],"difference":[57],"formulations.":[58],"The":[59],"new":[60],"equality":[64],"constraints":[65],"several":[67],"times":[68],"faster":[69],"than":[70],"search-based":[71],"techniques":[72],"employ":[74],"conventional":[75],"methods.":[77]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}