{"id":"https://openalex.org/W2126232239","doi":"https://doi.org/10.1109/tcsi.2010.2073790","title":"Variability Aware Low-Power Delay Optimal Buffer Insertion for Global Interconnects","display_name":"Variability Aware Low-Power Delay Optimal Buffer Insertion for Global Interconnects","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2126232239","doi":"https://doi.org/10.1109/tcsi.2010.2073790","mag":"2126232239"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2010.2073790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2073790","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039761391","display_name":"A. Narasimhan","orcid":"https://orcid.org/0000-0002-0265-2147"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ashok Narasimhan","raw_affiliation_strings":["University of Buffallo, Buffalo, NY, USA","University at Buffalo, Suny, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"University of Buffallo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"University at Buffalo, Suny, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108456717","display_name":"Ramalingam Sridhar","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramalingam Sridhar","raw_affiliation_strings":["University of Buffallo, Buffalo, NY, USA","University at Buffalo, Suny, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"University of Buffallo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"University at Buffalo, Suny, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5039761391"],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.73215555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"57","issue":"12","first_page":"3055","last_page":"3063"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.8238575458526611},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7012895345687866},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6623832583427429},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6496992707252502},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5948640704154968},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4725734293460846},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.47019562125205994},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.44195830821990967},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4224315881729126},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.40460118651390076},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.29369938373565674},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20089566707611084},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.17017978429794312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15319353342056274},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10969442129135132},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0807017982006073}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8238575458526611},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7012895345687866},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6623832583427429},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6496992707252502},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5948640704154968},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4725734293460846},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.47019562125205994},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.44195830821990967},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4224315881729126},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.40460118651390076},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.29369938373565674},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20089566707611084},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.17017978429794312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15319353342056274},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10969442129135132},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0807017982006073},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2010.2073790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2073790","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1549403103","https://openalex.org/W1554036405","https://openalex.org/W1556480701","https://openalex.org/W1594678090","https://openalex.org/W1974094282","https://openalex.org/W1975400387","https://openalex.org/W2014144678","https://openalex.org/W2055510065","https://openalex.org/W2077243731","https://openalex.org/W2089131395","https://openalex.org/W2096746526","https://openalex.org/W2106903209","https://openalex.org/W2107415207","https://openalex.org/W2108368155","https://openalex.org/W2114107340","https://openalex.org/W2121274710","https://openalex.org/W2133276614","https://openalex.org/W2139618414","https://openalex.org/W2142850552","https://openalex.org/W2142896025","https://openalex.org/W2145750057","https://openalex.org/W2145886598","https://openalex.org/W2154941994","https://openalex.org/W2159856958","https://openalex.org/W2166070556","https://openalex.org/W2166109397","https://openalex.org/W2168703687","https://openalex.org/W2171450866","https://openalex.org/W4233045530","https://openalex.org/W4252015054","https://openalex.org/W6675808128","https://openalex.org/W6676734383","https://openalex.org/W6678182981","https://openalex.org/W6681331724"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2076413498","https://openalex.org/W2199871724","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2028052815","https://openalex.org/W2066822161"],"abstract_inverted_index":{"Global":[0],"interconnect":[1,99],"delay":[2,22,54,74],"variations":[3],"may":[4],"cause":[5],"clock":[6,126],"skew,":[7],"unpredictable":[8],"signal":[9],"line":[10],"delays,":[11],"and":[12,23,61,73,134],"degraded":[13],"system":[14],"performance.":[15],"Conventional":[16],"variation":[17,55,75],"mitigation":[18],"techniques":[19],"incur":[20],"large":[21],"power":[24],"overheads,":[25],"as":[26],"variability":[27],"increases":[28],"in":[29,42,58,122],"sub-65":[30],"nm":[31],"technologies.":[32],"This":[33],"paper":[34],"presents":[35],"a":[36,77],"methodology":[37,121],"to":[38],"include":[39],"robustness":[40,124],"optimization":[41,60],"power-delay":[43],"optimal":[44,94,111],"buffer":[45,129],"insertion.":[46],"Closed":[47],"form":[48],"expressions":[49],"are":[50],"derived":[51],"for":[52,82,97],"the":[53,59,70,83,90,93,98,107,110],"model":[56],"used":[57],"its":[62],"accuracy":[63,108],"is":[64,80,100,132],"verified":[65],"against":[66],"simulation":[67,104,135],"results.":[68],"Using":[69],"power,":[71],"delay,":[72],"models,":[76],"design":[78,91],"space":[79],"constructed":[81],"interconnect.":[84],"Through":[85],"power-robustness":[86],"trade-off":[87],"analysis":[88],"of":[89,109,119,125],"space,":[92],"buffering":[95],"solution":[96,112],"computed.":[101],"Comparison":[102],"with":[103],"results":[105,136],"verifies":[106],"computed":[113],"using":[114],"this":[115,120],"method.":[116],"The":[117],"application":[118],"enhancing":[123],"networks":[127],"during":[128],"insertion":[130],"phase":[131],"demonstrated":[133],"presented.":[137]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}