{"id":"https://openalex.org/W2086417338","doi":"https://doi.org/10.1109/tcsi.2010.2055090","title":"Corrections to \u201cSettling Time Optimization for Three-Stage CMOS Amplifier Topologies\u201d [Dec 09 2569-2582]","display_name":"Corrections to \u201cSettling Time Optimization for Three-Stage CMOS Amplifier Topologies\u201d [Dec 09 2569-2582]","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2086417338","doi":"https://doi.org/10.1109/tcsi.2010.2055090","mag":"2086417338"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2010.2055090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2055090","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061876852","display_name":"Andrea Pugliese","orcid":"https://orcid.org/0000-0003-4385-958X"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Andrea Pugliese","raw_affiliation_strings":["Department of Electronics Computer Science Systems, University of Calabria, Rende, Italy","Department of Electronics/Computer Science/Systems, University of Calabria, Rende (CS), Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Computer Science Systems, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Electronics/Computer Science/Systems, University of Calabria, Rende (CS), Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071970376","display_name":"Francesco Amoroso","orcid":"https://orcid.org/0000-0002-8436-9168"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Antonio Amoroso","raw_affiliation_strings":["Department of Electronics Computer Science Systems, University of Calabria, Rende, Italy","Department of Electronics/Computer Science/Systems, University of Calabria, Rende (CS), Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Computer Science Systems, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Electronics/Computer Science/Systems, University of Calabria, Rende (CS), Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047864758","display_name":"G. Cappuccino","orcid":"https://orcid.org/0000-0001-8838-3525"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gregorio Cappuccino","raw_affiliation_strings":["Department of Electronics Computer Science Systems, University of Calabria, Rende, Italy","Department of Electronics/Computer Science/Systems, University of Calabria, Rende (CS), Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Computer Science Systems, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Electronics/Computer Science/Systems, University of Calabria, Rende (CS), Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032249162","display_name":"G. Cocorullo","orcid":"https://orcid.org/0000-0001-9133-0774"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Cocorullo","raw_affiliation_strings":["Department of Electronics Computer Science Systems, University of Calabria, Rende, Italy","Department of Electronics/Computer Science/Systems, University of Calabria, Rende (CS), Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Computer Science Systems, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Electronics/Computer Science/Systems, University of Calabria, Rende (CS), Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5061876852"],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14186498,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"57","issue":"7","first_page":"1812","last_page":"1813"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9545999765396118,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9545999765396118,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9315999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.6523986458778381},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5404113531112671},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5214361548423767},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.4597930908203125},{"id":"https://openalex.org/keywords/value","display_name":"Value (mathematics)","score":0.4489792585372925},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44716134667396545},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4404109716415405},{"id":"https://openalex.org/keywords/settling","display_name":"Settling","score":0.43300601840019226},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3249569535255432},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1871357262134552},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1737326681613922},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17316770553588867},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16950926184654236},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.16214463114738464},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.13605782389640808},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.1310352385044098}],"concepts":[{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.6523986458778381},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5404113531112671},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5214361548423767},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.4597930908203125},{"id":"https://openalex.org/C2776291640","wikidata":"https://www.wikidata.org/wiki/Q2912517","display_name":"Value (mathematics)","level":2,"score":0.4489792585372925},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44716134667396545},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4404109716415405},{"id":"https://openalex.org/C173209714","wikidata":"https://www.wikidata.org/wiki/Q923906","display_name":"Settling","level":2,"score":0.43300601840019226},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3249569535255432},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1871357262134552},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1737326681613922},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17316770553588867},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16950926184654236},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.16214463114738464},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.13605782389640808},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.1310352385044098},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2010.2055090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2055090","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1990147374"],"related_works":["https://openalex.org/W1431544135","https://openalex.org/W2079208387","https://openalex.org/W2315908612","https://openalex.org/W2315186994","https://openalex.org/W4242417732","https://openalex.org/W1996690142","https://openalex.org/W784821513","https://openalex.org/W2087757064","https://openalex.org/W2080005519","https://openalex.org/W2124144567"],"abstract_inverted_index":{"In":[0],"the":[1,26,42],"above":[2],"titled":[3],"paper":[4],"(ibid.,":[5],"vol.":[6],"56,":[7],"no.":[8],"12,":[9],"pp.":[10],"2569-2582,":[11],"Dec.":[12],"09),":[13],"Tables":[14,56],"IV":[15,31,57],"and":[16,35,58],"VI":[17,37,59],"must":[18],"be":[19],"replaced.":[20],"Due":[21],"to":[22],"a":[23],"production":[24],"error,":[25],"correct":[27,53],"version":[28],"of":[29,55],"Table":[30,36],"was":[32],"not":[33],"included,":[34],"contained":[38],"an":[39],"error":[40],"in":[41],"PM":[43],"value":[44],"for":[45],"NMC":[46],"topology":[47],"(6th":[48],"row,":[49],"3rd":[50],"column),":[51],"The":[52],"versions":[54],"are":[60],"presented":[61],"here.":[62]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}