{"id":"https://openalex.org/W2101739665","doi":"https://doi.org/10.1109/tcsi.2010.2046959","title":"Thermal-Aware Clock Tree Design to Increase Timing Reliability of Embedded SoCs","display_name":"Thermal-Aware Clock Tree Design to Increase Timing Reliability of Embedded SoCs","publication_year":2010,"publication_date":"2010-05-12","ids":{"openalex":"https://openalex.org/W2101739665","doi":"https://doi.org/10.1109/tcsi.2010.2046959","mag":"2101739665"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2010.2046959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2046959","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111891819","display_name":"Ashutosh Chakraborty","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ashutosh Chakraborty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, Austin, TX, USA","Dept. of Electr. &, Comput. Eng., Univ. of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Dept. of Electr. &, Comput. Eng., Univ. of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071452284","display_name":"K. Duraisami","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Karthik Duraisami","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077409979","display_name":"P. Sithambaram","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Prassanna Sithambaram","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Macii","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Macii","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Poncino","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Autom. e Inf., Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5111891819"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.2939,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65343366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"57","issue":"10","first_page":"2741","last_page":"2752"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8249404430389404},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.753682017326355},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7181680202484131},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6243811845779419},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6138545274734497},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5638883709907532},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5574785470962524},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5415205955505371},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5069708824157715},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4999716281890869},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.48333048820495605},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4709552228450775},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4431285262107849},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42889857292175293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2535589337348938},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21470576524734497},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19372987747192383},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13201633095741272},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08990615606307983}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8249404430389404},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.753682017326355},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7181680202484131},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6243811845779419},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6138545274734497},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5638883709907532},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5574785470962524},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5415205955505371},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5069708824157715},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4999716281890869},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.48333048820495605},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4709552228450775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4431285262107849},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42889857292175293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2535589337348938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21470576524734497},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19372987747192383},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13201633095741272},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08990615606307983},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2010.2046959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2046959","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:porto.polito.it:2380006","is_oa":false,"landing_page_url":"http://porto.polito.it/2380006/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1549-8328","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1500653364","https://openalex.org/W1554036405","https://openalex.org/W1970310355","https://openalex.org/W1986545147","https://openalex.org/W1993612685","https://openalex.org/W2088029679","https://openalex.org/W2103643733","https://openalex.org/W2114834460","https://openalex.org/W2116259070","https://openalex.org/W2117648153","https://openalex.org/W2125692303","https://openalex.org/W2128876681","https://openalex.org/W2132816157","https://openalex.org/W2136047350","https://openalex.org/W2136630977","https://openalex.org/W2136768070","https://openalex.org/W2142850552","https://openalex.org/W2143629014","https://openalex.org/W2145886598","https://openalex.org/W2146351359","https://openalex.org/W2148609278","https://openalex.org/W2156727676","https://openalex.org/W2157133114","https://openalex.org/W2159866772","https://openalex.org/W2170428543","https://openalex.org/W2170454255","https://openalex.org/W3092521657","https://openalex.org/W4230442644","https://openalex.org/W4234481157","https://openalex.org/W4234561472","https://openalex.org/W4237096326","https://openalex.org/W4238535529","https://openalex.org/W4248546709","https://openalex.org/W6672464873","https://openalex.org/W6999338276"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W1596690381","https://openalex.org/W2617666058","https://openalex.org/W2144282137","https://openalex.org/W2127379989","https://openalex.org/W2391115906","https://openalex.org/W2032549010","https://openalex.org/W2112814021"],"abstract_inverted_index":{"Chip":[0],"heating":[1],"and":[2,7,16,51,55,127],"nonuniform":[3,89],"distribution":[4],"of":[5,20,62,84,112,125,137],"hot":[6],"cool":[8],"zones":[9],"on":[10,28,77,122],"the":[11,45,82,100,135,163,171],"die":[12],"negatively":[13],"affect":[14],"reliability":[15],"robustness":[17],"to":[18,67,70],"failures":[19],"nanometer":[21],"integrated":[22],"circuits.":[23],"In":[24],"fact,":[25],"signal":[26],"propagation":[27],"interconnects":[29],"slows":[30],"down":[31],"as":[32,44],"temperature":[33,110,140],"rises;":[34],"for":[35,81,99,128],"long":[36],"wires":[37],"crossing":[38],"regions":[39],"at":[40],"different":[41,129],"temperatures,":[42],"such":[43],"clock":[46,78,102,142,159],"network,":[47],"thermally":[48],"induced":[49],"delay":[50],"skew":[52,152,173],"get":[53],"altered":[54],"may":[56],"result":[57],"in":[58,134,166],"timing":[59],"faults.":[60],"Failures":[61],"this":[63,113,167],"kind":[64],"are":[65],"difficult":[66],"face":[68],"due":[69],"their":[71],"transient":[72],"nature.":[73,114],"This":[74],"paper":[75,168],"focuses":[76],"tree":[79],"design":[80,104],"class":[83],"embedded":[85],"systems-on-chip":[86],"with":[87],"spatially":[88],"but":[90],"temporally":[91],"stationary":[92],"thermal":[93,130],"profiles.":[94],"We":[95],"contribute":[96],"two":[97],"algorithms":[98,164],"thermal-aware":[101],"network":[103],"that":[105,118],"take":[106],"into":[107],"account":[108],"on-chip":[109,138],"variations":[111],"The":[115],"experimental":[116],"results":[117],"we":[119],"have":[120],"collected":[121],"a":[123,146],"number":[124],"examples":[126],"profiles":[131],"show":[132],"that,":[133],"presence":[136],"spatial":[139],"gradients,":[141],"trees":[143],"designed":[144,161],"using":[145,162],"standard":[147],"methodology":[148],"incur":[149],"very":[150],"significant":[151],"violations,":[153],"thus":[154],"originating":[155],"circuit":[156],"failures.":[157],"Instead,":[158],"networks":[160],"presented":[165],"always":[169],"satisfy":[170],"initial":[172],"bound.":[174]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}