{"id":"https://openalex.org/W2112992788","doi":"https://doi.org/10.1109/tcsi.2010.2046237","title":"An FPGA-Based Linear All-Digital Phase-Locked Loop","display_name":"An FPGA-Based Linear All-Digital Phase-Locked Loop","publication_year":2010,"publication_date":"2010-05-10","ids":{"openalex":"https://openalex.org/W2112992788","doi":"https://doi.org/10.1109/tcsi.2010.2046237","mag":"2112992788"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2010.2046237","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2046237","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016467458","display_name":"Martin Kumm","orcid":"https://orcid.org/0000-0002-8593-3138"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Martin Kumm","raw_affiliation_strings":["University of Kassel, Kassel, Germany","University of Kassel; Kassel Germany"],"affiliations":[{"raw_affiliation_string":"University of Kassel, Kassel, Germany","institution_ids":["https://openalex.org/I106157433"]},{"raw_affiliation_string":"University of Kassel; Kassel Germany","institution_ids":["https://openalex.org/I106157433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047377305","display_name":"Harald Klingbeil","orcid":"https://orcid.org/0000-0002-6154-4808"},"institutions":[{"id":"https://openalex.org/I169556180","display_name":"GSI Helmholtz Centre for Heavy Ion Research","ror":"https://ror.org/02k8cbn47","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I169556180"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Harald Klingbeil","raw_affiliation_strings":["GSI Darmstadt, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"GSI Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I169556180"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002067478","display_name":"Peter Zipf","orcid":"https://orcid.org/0000-0003-4725-4246"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Peter Zipf","raw_affiliation_strings":["University of Kassel, Kassel, Germany","University of Kassel; Kassel Germany"],"affiliations":[{"raw_affiliation_string":"University of Kassel, Kassel, Germany","institution_ids":["https://openalex.org/I106157433"]},{"raw_affiliation_string":"University of Kassel; Kassel Germany","institution_ids":["https://openalex.org/I106157433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016467458"],"corresponding_institution_ids":["https://openalex.org/I106157433"],"apc_list":null,"apc_paid":null,"fwci":7.6421,"has_fulltext":false,"cited_by_count":79,"citation_normalized_percentile":{"value":0.97588661,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"57","issue":"9","first_page":"2487","last_page":"2497"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6685354709625244},{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.6354926824569702},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5270949602127075},{"id":"https://openalex.org/keywords/linear-phase","display_name":"Linear phase","score":0.5227032899856567},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.49902963638305664},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49575313925743103},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4664314091205597},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4573504328727722},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.446961909532547},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.4349799156188965},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.4246123433113098},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.4139534533023834},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4117383360862732},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.3664225935935974},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.343767374753952},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.264082670211792},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20632627606391907},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15546688437461853},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1535574495792389},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.09549447894096375},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08307009935379028}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6685354709625244},{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.6354926824569702},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5270949602127075},{"id":"https://openalex.org/C20610874","wikidata":"https://www.wikidata.org/wiki/Q512136","display_name":"Linear phase","level":3,"score":0.5227032899856567},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.49902963638305664},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49575313925743103},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4664314091205597},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4573504328727722},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.446961909532547},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.4349799156188965},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.4246123433113098},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.4139534533023834},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4117383360862732},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.3664225935935974},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.343767374753952},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.264082670211792},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20632627606391907},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15546688437461853},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1535574495792389},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.09549447894096375},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08307009935379028},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2010.2046237","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2010.2046237","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:repository.gsi.de:49302","is_oa":false,"landing_page_url":"https://repository.gsi.de/search?p=id:%22GSI-2013-00931%22","pdf_url":null,"source":{"id":"https://openalex.org/S4306401977","display_name":"GSI Repository (German Federal Government)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE transactions on circuits and systems / 1 57(9), 2487 - 2497 (2010). doi:10.1109/TCSI.2010.2046237","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1495597551","https://openalex.org/W1520309894","https://openalex.org/W1550922999","https://openalex.org/W1577580406","https://openalex.org/W1579754015","https://openalex.org/W1585275189","https://openalex.org/W1590348499","https://openalex.org/W1675254715","https://openalex.org/W1999570770","https://openalex.org/W2103897641","https://openalex.org/W2107327405","https://openalex.org/W2111130080","https://openalex.org/W2115452265","https://openalex.org/W2119168666","https://openalex.org/W2127665322","https://openalex.org/W2130288527","https://openalex.org/W2130603734","https://openalex.org/W2136511364","https://openalex.org/W2141492992","https://openalex.org/W2144098779","https://openalex.org/W2148022857","https://openalex.org/W2148375888","https://openalex.org/W2158894589","https://openalex.org/W2160510575","https://openalex.org/W2160968599","https://openalex.org/W2163268258","https://openalex.org/W2172035899","https://openalex.org/W2476112607","https://openalex.org/W2496208138","https://openalex.org/W2540642868","https://openalex.org/W4231324005","https://openalex.org/W4233622498","https://openalex.org/W4244109008","https://openalex.org/W6681556218","https://openalex.org/W6683340702"],"related_works":["https://openalex.org/W4385624389","https://openalex.org/W2147721077","https://openalex.org/W2406632178","https://openalex.org/W3177439118","https://openalex.org/W2543078650","https://openalex.org/W187847005","https://openalex.org/W1547373267","https://openalex.org/W2128547467","https://openalex.org/W2366600570","https://openalex.org/W3011954774"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3,48,127,140,144],"all-digital":[4],"phase-locked":[5],"loop":[6,28],"(ADPLL)":[7],"is":[8,12,43,87,121,148],"presented,":[9],"and":[10,27,59,114],"it":[11],"implemented":[13],"on":[14],"a":[15,52,98],"field-programmable":[16],"gate":[17],"array.":[18],"All":[19,123],"components":[20,35],"like":[21],"the":[22,56,62,66,76,80,84,90,110,115,130],"phase":[23,41,64],"detector":[24],"(PD),":[25],"oscillator,":[26],"filter":[29],"are":[30,133],"realized":[31,44],"as":[32,143],"digital":[33],"discrete-time":[34],"fed":[36],"from":[37],"analog-to-digital":[38],"converters.":[39],"The":[40],"detection":[42],"by":[45],"generating":[46],"first":[47],"analytic":[49,107],"signal":[50],"using":[51],"compact":[53],"implementation":[54],"of":[55,79,129,139],"Hilbert":[57],"transform":[58],"then":[60],"computing":[61],"instantaneous":[63],"with":[65],"CORDIC":[67],"algorithm.":[68],"A":[69,135],"phase-unwrap":[70],"component":[71],"was":[72],"realized,":[73],"which":[74],"extends":[75],"linear":[77,85],"range":[78,113,117],"PD,":[81],"so":[82],"that":[83],"model":[86],"valid":[88],"in":[89],"full":[91],"frequency":[92,104,112],"range.":[93],"This":[94],"property":[95],"leads":[96],"to":[97,125],"constant":[99],"lock-in":[100,111],"time":[101],"for":[102,109],"arbitrary":[103],"changes.":[105],"An":[106],"solution":[108],"stability":[116],"including":[118],"processing":[119],"delays":[120],"given.":[122,149],"relations":[124],"design":[126],"ADPLL":[128,141],"presented":[131],"structure":[132],"derived.":[134],"detailed":[136],"example":[137],"application":[138],"designed":[142],"offset":[145],"local":[146],"oscillator":[147]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":13}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}