{"id":"https://openalex.org/W2112723377","doi":"https://doi.org/10.1109/tcsi.2009.2037449","title":"Characterization of Random Process Variations Using Ultralow-Power, High-Sensitivity, Bias-Free Sub-Threshold Process Sensor","display_name":"Characterization of Random Process Variations Using Ultralow-Power, High-Sensitivity, Bias-Free Sub-Threshold Process Sensor","publication_year":2010,"publication_date":"2010-02-16","ids":{"openalex":"https://openalex.org/W2112723377","doi":"https://doi.org/10.1109/tcsi.2009.2037449","mag":"2112723377"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2009.2037449","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2037449","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027957128","display_name":"Mesut Meterelliyoz","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M Meterelliyoz","raw_affiliation_strings":["Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Intel, Inc., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Intel, Inc., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080343787","display_name":"Peilin Song","orcid":"https://orcid.org/0000-0003-4793-3230"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P Song","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043549704","display_name":"Franco Stellari","orcid":"https://orcid.org/0000-0002-1510-6882"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F Stellari","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J P Kulkarni","raw_affiliation_strings":["Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K Roy","raw_affiliation_strings":["Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5027957128"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":3.4637,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.92910511,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"57","issue":"8","first_page":"1838","last_page":"1847"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7905783653259277},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.785464346408844},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.7227424383163452},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.682345986366272},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6289708614349365},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5859787464141846},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5769652128219604},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5223727822303772},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4814131259918213},{"id":"https://openalex.org/keywords/overdrive-voltage","display_name":"Overdrive voltage","score":0.4800087809562683},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4766151010990143},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45107924938201904},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4292317032814026},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.4258892238140106},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.423606812953949},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39605700969696045},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33593225479125977},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.24043342471122742},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15301567316055298}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7905783653259277},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.785464346408844},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.7227424383163452},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.682345986366272},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6289708614349365},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5859787464141846},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5769652128219604},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5223727822303772},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4814131259918213},{"id":"https://openalex.org/C195905723","wikidata":"https://www.wikidata.org/wiki/Q7113634","display_name":"Overdrive voltage","level":5,"score":0.4800087809562683},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4766151010990143},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45107924938201904},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4292317032814026},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.4258892238140106},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.423606812953949},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39605700969696045},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33593225479125977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.24043342471122742},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15301567316055298},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2009.2037449","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2037449","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1527137186","https://openalex.org/W1589130434","https://openalex.org/W1661368752","https://openalex.org/W1759929813","https://openalex.org/W1941041018","https://openalex.org/W1986751201","https://openalex.org/W2033443176","https://openalex.org/W2042809000","https://openalex.org/W2102010849","https://openalex.org/W2104010258","https://openalex.org/W2113488294","https://openalex.org/W2114817323","https://openalex.org/W2114909686","https://openalex.org/W2117076170","https://openalex.org/W2117648153","https://openalex.org/W2119075450","https://openalex.org/W2119178797","https://openalex.org/W2131862714","https://openalex.org/W2142718365","https://openalex.org/W2150526221","https://openalex.org/W2151218494","https://openalex.org/W2152154820","https://openalex.org/W2163165699","https://openalex.org/W2171086277","https://openalex.org/W4210341450","https://openalex.org/W4252078645","https://openalex.org/W6646955768"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2085719533","https://openalex.org/W2048420745","https://openalex.org/W2105137062","https://openalex.org/W2350891918","https://openalex.org/W2059692905"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"novel":[3],"ultralow-power,":[4],"high-sensitivity,":[5],"bias-free":[6],"sub-threshold":[7,40,78],"process":[8,108],"variation":[9],"sensor":[10,22,47,54],"for":[11],"monitoring":[12],"the":[13,17,24,35,45,52,57,66,69,77,116,123],"random":[14,124],"variations":[15,127],"in":[16,56,76,87,104],"threshold":[18,25,125],"voltage.":[19],"The":[20,42],"proposed":[21,46,70],"characterizes":[23],"voltage":[26,126],"mismatch":[27],"between":[28],"closely":[29],"spaced,":[30],"supposedly":[31],"identical":[32],"transistors":[33],"using":[34],"exponential":[36],"current-voltage":[37],"relationship":[38],"of":[39,44,68,94,112],"operation.":[41,62],"sensitivity":[43,67],"is":[48,80],"2.3\u00d7":[49],"better":[50],"than":[51],"previous":[53],"reported":[55,129],"literature":[58],"which":[59],"utilizes":[60],"above-threshold":[61],"To":[63],"further":[64],"improve":[65],"sensor,":[71],"an":[72,92],"amplifier":[73],"stage":[74],"working":[75],"region":[79],"designed.":[81],"This":[82],"enables":[83],"4\u00d7":[84],"additional":[85],"increase":[86],"sensitivity.":[88],"A":[89,110],"test-chip":[90],"containing":[91],"array":[93],"128":[95,98],"PMOS":[96],"and":[97,122],"NMOS":[99],"devices":[100],"has":[101],"been":[102,119],"fabricated":[103],"65-nm":[105],"bulk":[106],"CMOS":[107],"technology.":[109],"total":[111],"28":[113],"dies":[114],"across":[115],"wafer":[117],"have":[118],"fully":[120],"characterized":[121],"are":[128],"here.":[130]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
