{"id":"https://openalex.org/W2122023945","doi":"https://doi.org/10.1109/tcsi.2009.2035417","title":"A Built-In-Test Circuit for RF Differential Low Noise Amplifiers","display_name":"A Built-In-Test Circuit for RF Differential Low Noise Amplifiers","publication_year":2010,"publication_date":"2010-01-20","ids":{"openalex":"https://openalex.org/W2122023945","doi":"https://doi.org/10.1109/tcsi.2009.2035417","mag":"2122023945"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2009.2035417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2035417","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111851490","display_name":"L. Dermentzoglou","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Lambros E Dermentzoglou","raw_affiliation_strings":["Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Athens, Greece","Dept. of Inf. & Telecommun., Nat. & Kapodistrian Univ. of Athens, Athens, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Dept. of Inf. & Telecommun., Nat. & Kapodistrian Univ. of Athens, Athens, Greece#TAB#","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113664438","display_name":"Angela Arapoyanni","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Angela Arapoyanni","raw_affiliation_strings":["Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Athens, Greece","Dept. of Inf. & Telecommun., Nat. & Kapodistrian Univ. of Athens, Athens, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Dept. of Inf. & Telecommun., Nat. & Kapodistrian Univ. of Athens, Athens, Greece#TAB#","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036684985","display_name":"Yiorgos Tsiatouhas","orcid":"https://orcid.org/0000-0001-8408-6929"},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Yiorgos Tsiatouhas","raw_affiliation_strings":["Department of Computer Science, University of Ioannina (UoI), Ioannina, Greece","Dept. of Computer Science, Univ. of Ioannina, Ioannina, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Ioannina (UoI), Ioannina, Greece","institution_ids":["https://openalex.org/I194019607"]},{"raw_affiliation_string":"Dept. of Computer Science, Univ. of Ioannina, Ioannina, Greece","institution_ids":["https://openalex.org/I194019607"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111851490"],"corresponding_institution_ids":["https://openalex.org/I200777214"],"apc_list":null,"apc_paid":null,"fwci":2.9962,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.91914812,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"57","issue":"7","first_page":"1549","last_page":"1558"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5926474928855896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5906943678855896},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5127068758010864},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.4969461262226105},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4835374355316162},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.43730857968330383},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4358081817626953},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.43494945764541626},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4266071021556854},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3723108470439911},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2813836336135864},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21651974320411682},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.11435750126838684},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09008905291557312}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5926474928855896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5906943678855896},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5127068758010864},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.4969461262226105},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4835374355316162},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.43730857968330383},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4358081817626953},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.43494945764541626},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4266071021556854},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3723108470439911},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2813836336135864},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21651974320411682},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.11435750126838684},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09008905291557312},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2009.2035417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2035417","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1519290835","https://openalex.org/W1555400249","https://openalex.org/W1566907904","https://openalex.org/W1569638374","https://openalex.org/W1595368737","https://openalex.org/W1819970275","https://openalex.org/W1916238379","https://openalex.org/W1958501220","https://openalex.org/W2026932498","https://openalex.org/W2091816664","https://openalex.org/W2095701786","https://openalex.org/W2102566596","https://openalex.org/W2102741949","https://openalex.org/W2102921002","https://openalex.org/W2106114405","https://openalex.org/W2112392595","https://openalex.org/W2115084866","https://openalex.org/W2116080338","https://openalex.org/W2125365999","https://openalex.org/W2125996333","https://openalex.org/W2128726980","https://openalex.org/W2131610230","https://openalex.org/W2136660238","https://openalex.org/W2156530889","https://openalex.org/W2166077178","https://openalex.org/W2169713829","https://openalex.org/W2170320790","https://openalex.org/W2786312947","https://openalex.org/W4241361977","https://openalex.org/W4298334616"],"related_works":["https://openalex.org/W2289987414","https://openalex.org/W2386114299","https://openalex.org/W2347291799","https://openalex.org/W2766876417","https://openalex.org/W2350165513","https://openalex.org/W2111457822","https://openalex.org/W2357701105","https://openalex.org/W2965410099","https://openalex.org/W2001614016","https://openalex.org/W1916346930"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"efficient,":[4],"low-cost,":[5],"built-in":[6],"test":[7,67],"(BIT)":[8],"circuit":[9,20,55],"for":[10,52],"radio":[11],"frequency":[12],"differential":[13],"low":[14],"noise":[15],"amplifiers":[16],"(DLNAs).":[17],"The":[18,69],"BIT":[19,54],"detects":[21],"amplitude":[22],"alterations":[23],"at":[24],"the":[25,28,53],"outputs":[26],"of":[27,64],"DLNA,":[29],"due":[30],"to":[31,57],"parametric":[32],"or":[33],"catastrophic":[34],"faults,":[35],"and":[36,80],"provides":[37],"a":[38,65,75],"single":[39],"digital":[40],"Pass/Fail":[41],"indication":[42],"signal.":[43],"A":[44],"triple":[45],"modular":[46],"redundancy":[47],"approach":[48],"has":[49,71],"been":[50,72],"adopted":[51],"design":[56],"avoid":[58],"possible":[59],"yield":[60],"loss":[61],"in":[62],"case":[63],"malfunctioning":[66],"circuitry.":[68],"technique":[70],"evaluated":[73],"on":[74],"typical":[76],"CMOS":[77],"RF":[78],"DLNA":[79],"simulation":[81],"results":[82],"are":[83],"presented.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}