{"id":"https://openalex.org/W2097579177","doi":"https://doi.org/10.1109/tcsi.2009.2034233","title":"Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis","display_name":"Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis","publication_year":2010,"publication_date":"2010-01-26","ids":{"openalex":"https://openalex.org/W2097579177","doi":"https://doi.org/10.1109/tcsi.2009.2034233","mag":"2097579177"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2009.2034233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2034233","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073077735","display_name":"Massimo Alioto","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]},{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT","US"],"is_corresponding":true,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Berkeley Wireless Research Center-EECS Department, University of California, Berkeley, CA, USA","Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center-EECS Department, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5073077735"],"corresponding_institution_ids":["https://openalex.org/I102064193","https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":13.2149,"has_fulltext":false,"cited_by_count":181,"citation_normalized_percentile":{"value":0.99028738,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"57","issue":"7","first_page":"1597","last_page":"1607"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7895060777664185},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.750985324382782},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.7005165815353394},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6691038608551025},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6593901515007019},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5283083915710449},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5148793458938599},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5001330375671387},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47092336416244507},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4579651653766632},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4553939700126648},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4506934583187103},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45021915435791016},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4050458073616028},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3738226890563965},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.35264384746551514},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2802324593067169},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10493198037147522}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7895060777664185},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.750985324382782},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.7005165815353394},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6691038608551025},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6593901515007019},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5283083915710449},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5148793458938599},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5001330375671387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47092336416244507},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4579651653766632},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4553939700126648},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4506934583187103},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45021915435791016},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4050458073616028},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3738226890563965},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35264384746551514},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2802324593067169},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10493198037147522},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2009.2034233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2034233","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/26174","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/26174","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W67633605","https://openalex.org/W160671272","https://openalex.org/W275470402","https://openalex.org/W649475307","https://openalex.org/W1670085780","https://openalex.org/W1761143336","https://openalex.org/W1841730948","https://openalex.org/W1972131277","https://openalex.org/W1972959929","https://openalex.org/W2017216250","https://openalex.org/W2094107818","https://openalex.org/W2095913060","https://openalex.org/W2099144852","https://openalex.org/W2101399110","https://openalex.org/W2108967711","https://openalex.org/W2113375885","https://openalex.org/W2114774805","https://openalex.org/W2122309939","https://openalex.org/W2131833150","https://openalex.org/W2133256259","https://openalex.org/W2133322352","https://openalex.org/W2152293406","https://openalex.org/W2160110530","https://openalex.org/W2171305391","https://openalex.org/W2245485478","https://openalex.org/W2512185755","https://openalex.org/W3147484171","https://openalex.org/W4237030520","https://openalex.org/W6690873864","https://openalex.org/W7027701697"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2918058197","https://openalex.org/W2478796561","https://openalex.org/W91469557","https://openalex.org/W4245780952"],"abstract_inverted_index":{"In":[0,59],"this":[1,24],"paper,":[2],"the":[3,17,21,49,61,64,80,83,86,89,92,98,101,114,142,147,158,161,170,199,215],"DC":[4,51,65,118,205],"behavior":[5,119],"of":[6,31,48,53,91,117,160,178,188,201,217],"subthreshold":[7,35],"CMOS":[8,54,179,232],"logic":[9,55,84,180],"is":[10,57,74,128,207],"analyzed":[11,75,208],"in":[12,20,34,63,76,82,100,229],"a":[13,134,210,230],"closed":[14],"form":[15],"for":[16],"first":[18,38],"time":[19],"literature.":[22],"To":[23],"aim,":[25],"simplified":[26],"large-signal":[27],"and":[28,88,122,131],"small-signal":[29],"models":[30],"MOS":[32],"transistors":[33,42],"region":[36],"are":[37,194,220,224],"developed.":[39],"After":[40],"replacing":[41],"with":[43,133],"these":[44],"equivalent":[45],"models,":[46],"analysis":[47,139],"main":[50],"parameters":[52],"gates":[56],"presented.":[58],"particular,":[60],"change":[62,99],"characteristics":[66,206],"shape":[67],"due":[68],"to":[69,109,168,190],"operation":[70,177],"at":[71],"ultra-low":[72],"voltages":[73],"detail,":[77],"evaluating":[78],"analytically":[79],"degradation":[81],"swing,":[85],"symmetry":[87],"steepness":[90],"transition":[93],"region,":[94],"as":[95,97],"well":[96],"unity-gain":[102],"points":[103],"position.":[104],"The":[105,125],"resulting":[106],"expressions":[107],"permit":[108],"gain":[110],"an":[111,152],"insight":[112],"into":[113],"basic":[115],"dependence":[116],"on":[120,157,204,214],"design":[121,211],"device":[123],"parameters.":[124],"noise":[126,143,183],"margin":[127,144],"explicitly":[129],"evaluated":[130],"modeled":[132],"very":[135],"simple":[136],"expression.":[137],"Interestingly,":[138],"shows":[140],"that":[141,154,174],"deviates":[145],"from":[146,209],"ideal":[148],"half-swing":[149],"value":[150],"by":[151],"amount":[153],"linearly":[155],"depends":[156],"logarithm":[159],"<i":[162],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[163],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">pn</i>":[164],"-ratio.":[165],"Analysis":[166],"permits":[167],"evaluate":[169,191],"minimum":[171,192],"supply":[172],"voltage":[173,193],"ensures":[175],"correct":[176],"(i.e.,":[181],"positive":[182],"margin).":[184],"Previously":[185],"proposed":[186],"rule":[187],"thumbs":[189],"also":[195,221],"theoretically":[196],"justified.":[197],"Moreover,":[198],"impact":[200,216],"pMOS/nMOS":[202],"unbalancing":[203],"perspective.":[212],"Considerations":[213],"process/voltage/temperature":[218],"variations":[219],"introduced.":[222],"Results":[223],"validated":[225],"through":[226],"extensive":[227],"simulations":[228],"65-nm":[231],"technology.":[233]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":13},{"year":2017,"cited_by_count":14},{"year":2016,"cited_by_count":23},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":15},{"year":2013,"cited_by_count":16},{"year":2012,"cited_by_count":19}],"updated_date":"2026-03-16T09:10:04.655348","created_date":"2025-10-10T00:00:00"}