{"id":"https://openalex.org/W2151092072","doi":"https://doi.org/10.1109/tcsi.2009.2033538","title":"General Strategies to Design Nanometer Flip-Flops in the Energy-Delay Space","display_name":"General Strategies to Design Nanometer Flip-Flops in the Energy-Delay Space","publication_year":2010,"publication_date":"2010-01-08","ids":{"openalex":"https://openalex.org/W2151092072","doi":"https://doi.org/10.1109/tcsi.2009.2033538","mag":"2151092072"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2009.2033538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2033538","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]},{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT","US"],"is_corresponding":true,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Berkeley Wireless Research Center, EECS Department, University of California, Berkeley, CA, USA","Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, EECS Department, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052270052","display_name":"Elio Consoli","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Elio Consoli","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi (DIEES), Universit\u00e0 di Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi (DIEES), Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi (DIEES), Universit\u00e0 di Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi (DIEES), Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052037141"],"corresponding_institution_ids":["https://openalex.org/I102064193","https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":9.9763,"has_fulltext":false,"cited_by_count":94,"citation_normalized_percentile":{"value":0.98444556,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":100},"biblio":{"volume":"57","issue":"7","first_page":"1583","last_page":"1596"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6729177832603455},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6446273922920227},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6198556423187256},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5962191820144653},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5835568308830261},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.5177296996116638},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.513547420501709},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4879607558250427},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4285288155078888},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.427776038646698},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.42178788781166077},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40626949071884155},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18002048134803772},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17459353804588318},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17365041375160217},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15483969449996948},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1279526948928833},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.08550974726676941}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6729177832603455},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6446273922920227},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6198556423187256},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5962191820144653},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5835568308830261},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.5177296996116638},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.513547420501709},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4879607558250427},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4285288155078888},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.427776038646698},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.42178788781166077},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40626949071884155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18002048134803772},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17459353804588318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17365041375160217},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15483969449996948},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1279526948928833},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.08550974726676941},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2009.2033538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2033538","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/22030","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/22030","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W63306999","https://openalex.org/W196877078","https://openalex.org/W601470542","https://openalex.org/W1488567546","https://openalex.org/W1563755196","https://openalex.org/W1594033353","https://openalex.org/W1666015432","https://openalex.org/W1776668917","https://openalex.org/W1986907977","https://openalex.org/W2056378213","https://openalex.org/W2068316116","https://openalex.org/W2088115909","https://openalex.org/W2093891169","https://openalex.org/W2102913584","https://openalex.org/W2103570801","https://openalex.org/W2109195618","https://openalex.org/W2112096506","https://openalex.org/W2113458531","https://openalex.org/W2122032618","https://openalex.org/W2123405452","https://openalex.org/W2124460294","https://openalex.org/W2125117969","https://openalex.org/W2127639550","https://openalex.org/W2128218350","https://openalex.org/W2133484447","https://openalex.org/W2137616964","https://openalex.org/W2139250338","https://openalex.org/W2148565312","https://openalex.org/W2149009819","https://openalex.org/W2149778532","https://openalex.org/W2151254061","https://openalex.org/W2153677786","https://openalex.org/W2164002677","https://openalex.org/W2164207459","https://openalex.org/W2164209491","https://openalex.org/W2165475446","https://openalex.org/W2168843308","https://openalex.org/W2169065640","https://openalex.org/W2171825402","https://openalex.org/W2273929568","https://openalex.org/W2464349165","https://openalex.org/W2788994943","https://openalex.org/W3089937351","https://openalex.org/W4231252248","https://openalex.org/W4236892114","https://openalex.org/W4237249613","https://openalex.org/W4238511484","https://openalex.org/W6638000668","https://openalex.org/W6684940333","https://openalex.org/W6819126557"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2733322820","https://openalex.org/W2482318635","https://openalex.org/W2020161494","https://openalex.org/W2119527718","https://openalex.org/W2121364018","https://openalex.org/W2151657833","https://openalex.org/W4235353373","https://openalex.org/W2072910550","https://openalex.org/W4248115085"],"abstract_inverted_index":{"In":[0,95],"this":[1],"paper,":[2],"a":[3,138,142],"general":[4],"and":[5,71,154],"complete":[6],"design":[7,17,46,82,111,152],"flow":[8],"for":[9,40,108,137],"nanometer":[10,117],"flip-flops":[11],"(FFs)":[12],"is":[13,51,84,105,114,123],"presented.":[14],"The":[15],"proposed":[16,70,133],"methodology":[18],"permits":[19],"to":[20,56,97,127,148],"optimize":[21],"FFs":[22],"under":[23],"constraints":[24],"within":[25],"the":[26,33,42,45,100,110,129,132,150,156],"energy-delay":[27],"space":[28,47],"through":[29],"extensive":[30],"adoption":[31],"of":[32,102,131],"Logical":[34],"Effort":[35],"method,":[36],"which":[37],"also":[38],"allows":[39],"defining":[41],"bounds":[43],"in":[44,60,109,116,125,141],"search.":[48],"Transistors":[49],"sizing":[50],"rigorously":[52],"discussed":[53,124],"by":[54],"referring":[55],"cases":[57],"that":[58,86],"occur":[59],"practical":[61],"designs.":[62],"Appropriate":[63],"metrics":[64],"with":[65,91],"clear":[66],"physical":[67],"meaning":[68],"are":[69,75,146],"various":[72],"interesting":[73],"properties":[74],"derived":[76,85],"from":[77],"circuit":[78],"analysis.":[79],"A":[80,120],"well-defined":[81],"procedure":[83,153],"can":[87],"be":[88],"easily":[89],"automated":[90],"commercial":[92],"CAD":[93],"tools.":[94],"contrast":[96],"previous":[98],"works,":[99],"impact":[101],"local":[103],"interconnections":[104],"explicitly":[106],"accounted":[107],"loop,":[112],"as":[113],"required":[115],"CMOS":[118,144],"technologies.":[119],"case":[121],"study":[122],"detail":[126],"exemplify":[128],"application":[130],"methodology.":[134],"Extensive":[135],"simulations":[136],"typical":[139],"FF":[140],"65-nm":[143],"technology":[145],"presented":[147],"show":[149],"whole":[151],"validate":[155],"underlying":[157],"assumptions.":[158]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":6}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}