{"id":"https://openalex.org/W2158713778","doi":"https://doi.org/10.1109/tcsi.2009.2028751","title":"A Neuron-MOS-Based VLSI Implementation of Pulse-Coupled Neural Networks for Image Feature Generation","display_name":"A Neuron-MOS-Based VLSI Implementation of Pulse-Coupled Neural Networks for Image Feature Generation","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2158713778","doi":"https://doi.org/10.1109/tcsi.2009.2028751","mag":"2158713778"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2009.2028751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2028751","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100450217","display_name":"Jun Chen","orcid":"https://orcid.org/0000-0002-8084-9332"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Jun Chen","raw_affiliation_strings":["Department of Electronic Engineering, Graduate School of Engineering, University of Tokyo, Tokyo, Japan","Dept. of Electron. Eng., Univ. of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Graduate School of Engineering, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111565792","display_name":"Tadashi Shibata","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadashi Shibata","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, University of Tokyo, Chiba, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, University of Tokyo, Chiba, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100450217"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":3.9256,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.9400448,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"57","issue":"6","first_page":"1143","last_page":"1153"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6169930696487427},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.5652230381965637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5118557810783386},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.454026997089386},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34074628353118896},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.319396436214447},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3136262893676758},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16448655724525452}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6169930696487427},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.5652230381965637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5118557810783386},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.454026997089386},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34074628353118896},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.319396436214447},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3136262893676758},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16448655724525452},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2009.2028751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2028751","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W11667829","https://openalex.org/W1426511931","https://openalex.org/W1528733273","https://openalex.org/W1566416706","https://openalex.org/W1589132285","https://openalex.org/W1983051814","https://openalex.org/W1990501218","https://openalex.org/W1991819895","https://openalex.org/W2008047718","https://openalex.org/W2031467734","https://openalex.org/W2046444262","https://openalex.org/W2055637683","https://openalex.org/W2060572274","https://openalex.org/W2067146095","https://openalex.org/W2071603543","https://openalex.org/W2098724771","https://openalex.org/W2104622289","https://openalex.org/W2106410292","https://openalex.org/W2106754336","https://openalex.org/W2108556791","https://openalex.org/W2111123858","https://openalex.org/W2123117327","https://openalex.org/W2134453982","https://openalex.org/W2146148923","https://openalex.org/W2149959126","https://openalex.org/W2150033733","https://openalex.org/W2151741975","https://openalex.org/W2155019877","https://openalex.org/W2156325805","https://openalex.org/W2163459087","https://openalex.org/W2170627014","https://openalex.org/W2537039366","https://openalex.org/W4230237508","https://openalex.org/W4232275112","https://openalex.org/W6600469264"],"related_works":["https://openalex.org/W2504004674","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2498744856","https://openalex.org/W1595229445","https://openalex.org/W4390482104","https://openalex.org/W322408318","https://openalex.org/W149041114","https://openalex.org/W4283025278","https://openalex.org/W2098218272"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"An":[3],"analog":[4,95],"circuit":[5,142,160,189],"for":[6,37,114],"implementing":[7],"pulse-coupled":[8],"neural":[9],"networks":[10],"(PCNNs)":[11],"in":[12,70,85,136,150,201],"very-large-scale":[13],"integration":[14],"(VLSI)":[15],"hardware":[16],"has":[17,161,190],"been":[18,191],"developed":[19],"using":[20],"the":[21,42,66,81,86,97,106,133,141,155,159,188,194],"Neuron-MOS":[22],"<formula":[23,43,72,87,124],"formulatype=\"inline\"><tex":[24,88,125],"Notation=\"TeX\">$(\\nu":[25],"{\\rm":[26,47,76,90,127],"MOS})$</tex></formula>":[27],"technology.":[28,210],"PCNNs":[29,116,149],"are":[30],"biologically":[31],"inspired":[32],"models":[33],"having":[34],"powerful":[35],"ability":[36],"image":[38,100,183],"feature":[39],"generation.":[40],"With":[41,138],"formulatype=\"inline\">":[44,73,204],"<tex":[45,74,205],"Notation=\"TeX\">$\\nu":[46,75,89,126],"MOS}$</tex></formula>":[48,77,91],"technology,":[49],"weighted":[50],"sum":[51],"of":[52,60,99,108,148,157,175,187,196],"multiple":[53],"input":[54],"signals,":[55],"which":[56,111,178],"is":[57,62,102,112,119,179],"an":[58],"essential":[59],"PCNNs,":[61,158],"implemented":[63],"simply":[64,103],"by":[65,131,193],"capacitive":[67],"coupling":[68],"effect":[69],"a":[71,123,144,151,197,202],"block.":[78],"By":[79],"employing":[80],"switched":[82],"floating":[83],"gates":[84],"blocks":[92],"as":[93,167,169],"temporary":[94],"memories,":[96],"storage":[98],"data":[101],"realized.":[104],"Moreover,":[105],"function":[107],"decay":[109],"generation,":[110],"crucial":[113],"emulating":[115],"neuronal":[117],"dynamics,":[118],"also":[120],"merged":[121],"into":[122],"MOS}$</tex>":[128],"</formula>":[129],"block":[130],"utilizing":[132],"input-terminal":[134],"capacitors":[135],"it.":[137],"such":[139],"techniques,":[140],"achieves":[143],"purely":[145],"voltage-mode":[146],"implementation":[147],"compact":[152],"structure.":[153],"Inheriting":[154],"merits":[156],"good":[162],"discriminability":[163],"against":[164,171],"different":[165],"patterns":[166],"well":[168],"robustness":[170],"rotation":[172],"and":[173],"translation":[174],"identical":[176],"patterns,":[177],"analogous":[180],"to":[181],"human":[182],"perception.":[184],"The":[185],"performance":[186],"verified":[192],"measurements":[195],"proof-of-concept":[198],"chip":[199],"fabricated":[200],"0.35-<formula":[203],"Notation=\"TeX\">$\\mu{\\hbox":[206],"{m}}$</tex></formula>":[207],"double-polysilicon":[208],"CMOS":[209],"</para>":[211]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}