{"id":"https://openalex.org/W2147078733","doi":"https://doi.org/10.1109/tcsi.2009.2028748","title":"FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range","display_name":"FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range","publication_year":2010,"publication_date":"2010-01-08","ids":{"openalex":"https://openalex.org/W2147078733","doi":"https://doi.org/10.1109/tcsi.2009.2028748","mag":"2147078733"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2009.2028748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2028748","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063954850","display_name":"Poki Chen","orcid":"https://orcid.org/0000-0003-0749-4181"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Poki Chen","raw_affiliation_strings":["Department of Electronic Engineering and Graduate Institute of Electro-Optical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","[Dept. of Electron. Eng. & Grad. Inst. of Electro-Opt. Eng., Nat. Taiwan Univ. of Sci. & Technol., Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering and Graduate Institute of Electro-Optical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"[Dept. of Electron. Eng. & Grad. Inst. of Electro-Opt. Eng., Nat. Taiwan Univ. of Sci. & Technol., Taipei, Taiwan]","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104155245","display_name":"Po-Yu Chen","orcid":"https://orcid.org/0000-0002-8568-8988"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Yu Chen","raw_affiliation_strings":["Department of Electronic Engineering and Graduate Institute of Electro-Optical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","Dept. of Electron. Eng., National Taiwan Univ. of Sci. & Technol., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering and Graduate Institute of Electro-Optical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"Dept. of Electron. Eng., National Taiwan Univ. of Sci. & Technol., Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058700269","display_name":"Juan-Shan Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Juan-Shan Lai","raw_affiliation_strings":["Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","Dept. of Electron. Eng., National Taiwan Univ. of Sci. & Technol., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"Dept. of Electron. Eng., National Taiwan Univ. of Sci. & Technol., Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037115155","display_name":"Yi-Jin Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Jin Chen","raw_affiliation_strings":["Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","Dept. of Electron. Eng., National Taiwan Univ. of Sci. & Technol., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"Dept. of Electron. Eng., National Taiwan Univ. of Sci. & Technol., Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":2.318,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.89372275,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"57","issue":"6","first_page":"1134","last_page":"1142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.9250491857528687},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.8395639657974243},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7662703990936279},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.739206075668335},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6369866728782654},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5298780202865601},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.5114845037460327},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5053640007972717},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4341527223587036},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4277102053165436},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2766004502773285},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19585227966308594},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13114169239997864},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.10700657963752747},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09837216138839722},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09549719095230103}],"concepts":[{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.9250491857528687},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.8395639657974243},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7662703990936279},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.739206075668335},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6369866728782654},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5298780202865601},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.5114845037460327},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5053640007972717},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4341527223587036},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4277102053165436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2766004502773285},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19585227966308594},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13114169239997864},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.10700657963752747},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09837216138839722},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09549719095230103},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2009.2028748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2028748","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.469.8479","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.469.8479","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.et.ntust.edu.tw/et/research/poki20091024200335.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324282","display_name":"National University of Sciences and Technology","ror":"https://ror.org/03w2j5y17"},{"id":"https://openalex.org/F4320324515","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49"},{"id":"https://openalex.org/F4320327756","display_name":"National University of Science and Technology","ror":"https://ror.org/019vsm959"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1516263644","https://openalex.org/W2030493901","https://openalex.org/W2033716133","https://openalex.org/W2046083587","https://openalex.org/W2073345455","https://openalex.org/W2099936205","https://openalex.org/W2104309583","https://openalex.org/W2105431618","https://openalex.org/W2117665111","https://openalex.org/W2126008551","https://openalex.org/W2128282260","https://openalex.org/W2136246827","https://openalex.org/W2143840301","https://openalex.org/W2145199955","https://openalex.org/W2145648782","https://openalex.org/W2148093371","https://openalex.org/W2169436946","https://openalex.org/W2171093427","https://openalex.org/W2564279420","https://openalex.org/W6630832343"],"related_works":["https://openalex.org/W3158414702","https://openalex.org/W2112856903","https://openalex.org/W2296652335","https://openalex.org/W2182982459","https://openalex.org/W2541226935","https://openalex.org/W3022509112","https://openalex.org/W2147078733","https://openalex.org/W2171093427","https://openalex.org/W2955961567","https://openalex.org/W2550035210"],"abstract_inverted_index":{"The":[0,41,59,85,122],"first":[1],"FPGA":[2,16,57],"multiple":[3],"channel":[4,117,126],"digital-to-time":[5],"converter,":[6],"or":[7],"digital":[8],"pulse":[9],"generator,":[10],"is":[11,28,50,92,127,143],"proposed":[12],"to":[13,31,65,83,129],"further":[14],"extend":[15],"applications":[17],"into":[18],"analog":[19],"domain.":[20],"Based":[21],"on":[22],"vernier":[23],"principle,":[24],"the":[25,32,140],"effective":[26],"resolution":[27,46],"made":[29],"equivalent":[30],"period":[33],"difference":[34],"of":[35,47,89,148],"two":[36],"phase-locked":[37],"loop":[38],"(PLL)":[39],"outputs.":[40],"finer":[42],"than":[43],"ever":[44],"DTC":[45],"1.58":[48],"ps":[49],"achieved":[51],"with":[52,94],"an":[53],"Altera":[54],"Stratix":[55],"III":[56],"chip.":[58],"DNL":[60],"and":[61,71,110],"INL":[62],"are":[63,105],"verified":[64],"be":[66,130],"-0.086":[67],"~":[68,73],"+0.12":[69],"LSB":[70,75],"-0.93":[72],"+0.75":[74],"respectively":[76],"for":[77,100,118],"input":[78,97],"value":[79],"varied":[80],"from":[81,146],"1":[82],"1026.":[84],"widest":[86],"operation":[87],"range":[88],"59.3":[90],"minutes":[91],"accomplished":[93],"51":[95],"functioning":[96],"bits.":[98],"Except":[99],"2":[101],"shared":[102],"PLLs,":[103],"there":[104],"only":[106],"422":[107],"combinational":[108],"ALUTs":[109],"84":[111],"dedicated":[112],"logic":[113],"registers":[114],"utilized":[115],"per":[116,125],"224-channel":[119],"circuit":[120],"implementation.":[121],"power":[123],"consumption":[124],"simulated":[128],"3.04":[131],"mW":[132],"only.":[133],"With":[134],"a":[135],"simple":[136],"but":[137],"powerful":[138],"structure,":[139],"design":[141],"cost":[142],"substantially":[144],"reduced":[145],"those":[147],"its":[149],"predecessors.":[150]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}