{"id":"https://openalex.org/W2097728655","doi":"https://doi.org/10.1109/tcsi.2009.2019395","title":"Programmable Architecture for Flexi-Mode QC-LDPC Decoder Supporting Wireless LAN/MAN Applications and Beyond","display_name":"Programmable Architecture for Flexi-Mode QC-LDPC Decoder Supporting Wireless LAN/MAN Applications and Beyond","publication_year":2009,"publication_date":"2009-03-30","ids":{"openalex":"https://openalex.org/W2097728655","doi":"https://doi.org/10.1109/tcsi.2009.2019395","mag":"2097728655"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2009.2019395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2019395","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036499408","display_name":"Dan Bao","orcid":"https://orcid.org/0000-0002-7727-3037"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Dan Bao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102022203","display_name":"Bo Xiang","orcid":"https://orcid.org/0000-0002-3020-2223"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Xiang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072983347","display_name":"Rui Shen","orcid":"https://orcid.org/0000-0001-8849-2836"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Shen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110275438","display_name":"An Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"An Pan","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100416549","display_name":"Yun Chen","orcid":"https://orcid.org/0000-0002-5647-2870"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yun Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013692767","display_name":"Xiao Yang Zeng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Yang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5036499408"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":5.4856,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.96088034,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"57","issue":"1","first_page":"125","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.8863420486450195},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7390240430831909},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5313931703567505},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.4839773178100586},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4742397665977478},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46142417192459106},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.46011003851890564},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45364993810653687},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4147590398788452},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37387070059776306},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3528626561164856},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2887856960296631},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24233153462409973},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10534048080444336},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09355264902114868}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.8863420486450195},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7390240430831909},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5313931703567505},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.4839773178100586},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4742397665977478},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46142417192459106},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.46011003851890564},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45364993810653687},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4147590398788452},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37387070059776306},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3528626561164856},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2887856960296631},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24233153462409973},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10534048080444336},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09355264902114868},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2009.2019395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2019395","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1573665190","https://openalex.org/W1973672456","https://openalex.org/W2020156732","https://openalex.org/W2046091144","https://openalex.org/W2049957095","https://openalex.org/W2060144433","https://openalex.org/W2060896078","https://openalex.org/W2097985780","https://openalex.org/W2105537267","https://openalex.org/W2107301532","https://openalex.org/W2115353412","https://openalex.org/W2116041856","https://openalex.org/W2119992485","https://openalex.org/W2122593894","https://openalex.org/W2123765470","https://openalex.org/W2125117492","https://openalex.org/W2126259959","https://openalex.org/W2127002303","https://openalex.org/W2127342417","https://openalex.org/W2127370988","https://openalex.org/W2128765501","https://openalex.org/W2129475459","https://openalex.org/W2136761700","https://openalex.org/W2137813581","https://openalex.org/W2149424399","https://openalex.org/W2154502377","https://openalex.org/W2156063738","https://openalex.org/W2156938362","https://openalex.org/W2162811899","https://openalex.org/W2168796459","https://openalex.org/W4256648168","https://openalex.org/W4300188436"],"related_works":["https://openalex.org/W406587413","https://openalex.org/W4244085088","https://openalex.org/W2154078079","https://openalex.org/W2064674583","https://openalex.org/W2353338231","https://openalex.org/W2035769530","https://openalex.org/W2141913236","https://openalex.org/W2077272551","https://openalex.org/W2889372359","https://openalex.org/W2388275429"],"abstract_inverted_index":{"A":[0,70],"programmable":[1],"architecture":[2,15],"is":[3,35,44,59,73],"proposed":[4,14],"for":[5],"a":[6],"flexi-mode":[7],"quasi-cyclic":[8],"low-density":[9],"parity-check":[10],"code":[11],"decoder.":[12],"The":[13],"has":[16],"the":[17,30,67,85],"following":[18],"advantages:":[19],"1)":[20],"Code":[21],"rate,":[22],"length,":[23],"and":[24,49,53,93],"pattern":[25],"can":[26],"be":[27],"programmed":[28],"on":[29],"fly;":[31],"2)":[32],"decoding":[33],"complexity":[34],"reduced":[36,45],"by":[37,46],"algorithm":[38],"modification;":[39],"3)":[40],"memory":[41,51],"read/write":[42],"operation":[43],"access":[47],"optimization":[48],"hierarchical":[50],"structure;":[52],"4)":[54],"an":[55,76],"early":[56],"stopping":[57],"scheme":[58],"adopted":[60],"to":[61],"give":[62],"power":[63],"efficiency,":[64],"particularly":[65],"in":[66,75,87],"low-signal-to-noise-ratio":[68],"region.":[69],"decoder":[71],"chip":[72],"implemented":[74],"SMIC":[77],"180-nm":[78],"1.8-V":[79],"CMOS":[80],"technology.":[81],"Experimental":[82],"results":[83],"show":[84],"advantages":[86],"terms":[88],"of":[89],"flexibility,":[90],"area,":[91],"power,":[92],"error-correction":[94],"performance.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}